Datasheet > 74LCXZR164245MTD

74LCXZR164245MTD

更新时间： 2024-01-08 00:31:38

品牌	Logo	应用领域
其他 - ETC		总线收发器逻辑集成电路光电二极管
页数	文件大小	规格书
7页	76K
描述
Dual 8-bit Bus Transceiver

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

74LCXZR164245MTD 技术参数

是否Rohs认证：	不符合	生命周期：	Obsolete
零件包装代码：	TSSOP	包装说明：	TSSOP, TSSOP48,.3,20
针数：	48	Reach Compliance Code：	compliant
风险等级：	5.76	其他特性：	ALSO REQUIRES 3V TO 5.5V SUPPLY
控制类型：	COMMON CONTROL	计数方向：	BIDIRECTIONAL
系列：	LVC/LCX/Z	JESD-30 代码：	R-PDSO-G48
JESD-609代码：	e0	长度：	12.5 mm
负载电容（CL）：	50 pF	逻辑集成电路类型：	BUS TRANSCEIVER
最大I（ol）：	0.012 A	位数：	8
功能数量：	2	端口数量：	2
端子数量：	48	最高工作温度：	85 °C
最低工作温度：	-40 °C	输出特性：	3-STATE
输出极性：	TRUE	封装主体材料：	PLASTIC/EPOXY
封装代码：	TSSOP	封装等效代码：	TSSOP48,.3,20
封装形状：	RECTANGULAR	封装形式：	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度（摄氏度）：	NOT SPECIFIED	电源：	3.3 V
Prop。Delay @ Nom-Sup：	7.5 ns	传播延迟（tpd）：	7.5 ns
认证状态：	Not Qualified	座面最大高度：	1.2 mm
子类别：	Bus Driver/Transceivers	最大供电电压 (Vsup)：	3.6 V
最小供电电压 (Vsup)：	2.3 V	标称供电电压 (Vsup)：	3.3 V
表面贴装：	YES	技术：	CMOS
温度等级：	INDUSTRIAL	端子面层：	Tin/Lead (Sn/Pb)
端子形式：	GULL WING	端子节距：	0.5 mm
端子位置：	DUAL	处于峰值回流温度下的最长时间：	NOT SPECIFIED
翻译：	3V & 5V	宽度：	6.1 mm
Base Number Matches：	1

74LCXZR164245MTD 数据手册

Preliminary

May 2001

Revised May 2001

74LCXZR164245

16-Bit Dual Supply Translating Transceiver

with 3-STATE Outputs

and 26Ω Series Resistors in the Outputs (Preliminary)

designed so that the control pins (T/R_n, OE_n) are powered

General Description

by V_CCA, so that V_CCBmay be removed when the I/Os are

The 74LCXZR164245 is a dual supply, 16-bit, translating

disabled.

transceiver that is designed for two-way asynchronous

The 74LCXZR164245 is suitable for mixed voltage applica-

tions such as notebook computers using a 3.3V CPU and

5.0V peripheral components. It is fabricated with an

Advanced CMOS technology to achieve high speed opera-

tion while maintaining low CMOS power dissipation.

communication between busses at different supply volt-

ages. This device is suited for PCMCIA and other real-time

configurable I/O applications that utilize mixed power sup-

plies.

The 74LCXZR164245 is designed to Power-Up and

Power-Down into a High Impedance state (outputs dis-

abled). The feature eliminates the need to power-up in a

specific sequence to avoid drawing excessive current.

Features

■ Bidirectional interface between 3V busses and

The A Port interfaces with the lower voltage bus (2.3V to

2.6V), and the B Port interfaces with the higher voltage bus

(2.0V to 5.5V). This dual supply design allows for transla-

tion from low voltage busses (2.3V to 3.6V) to busses at a

higher potential, up to 5.5V. The 74LCXZR164245 is

intended to be used in applications where the A Port is con-

nected to the 3.0V host system, and the B Port is con-

nected to the PCMCIA card slots.

5V busses

■ Supports live insertion and withdrawal (Note 1)

■ Outputs source/sink up to 12 mA

■ All outputs include nominal 26Ω series resistors

■ Uses patented Quiet Series noise/EMI reduction

circuitry

■ Functionally compatible with the 74 series 16245

■ Port B I/O may be disabled by use of OE_nor removal of

B Port V_CC

Furthermore, when both OE’s are HIGH, the B Port I/O pins

are disabled, and both B Port I/O connections and B Port

V_CCare allowed to float. This feature permits PCMCIA

■ Port B V_CCmay be removed when OE_nis used to

disable I/O’s

cards to be inserted and removed during normal operation.

All A and B I/O include nominal 26Ω series resistors to

reduce overshoot and undershoot.

■ Port B V_CCremoval may occur coincident with rising

edge of OE_n

The Transmit/Receive (T/R) input determines the direction

of data flow. Transmit (active-HIGH) enables data from A

Ports to B Ports; Receive (active-LOW) enables data from

B Ports to A Ports. The Output Enable (OE₁, OE₂) inputs,

■ Configurable as one 16-bit or two 8-bit transceivers

■ Unrestricted power-up sequencing

Note 1: To ensure the high-impedance state during power up or down, OE

when HIGH, disable their associated ports by placing the

I/Os in HIGH-Z condition. The 74LCXZR164245 is

should be tied to V_CCthrough a pull-up resistor; the minimum value or the

resistor is determined by the current-sourcing capability of the driver.

Ordering Code:

Package

Order Number

Package Description

Number

74LCXZR164245MTD

MTD48

48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.

Quiet Series is a trademark of Fairchild Semiconductor Corporation.

DS500395

www.fairchildsemi.com

12 3 4 5 6 7

中文翻译

下载PDF

与74LCXZR164245MTD相关器件

型号	品牌	获取价格	描述	数据表
74LCXZR164245MTDX	ETC	获取价格	Dual 8-bit Bus Transceiver
74-LMAF10A	NTE	获取价格	Long Life (1000 hrs min.) LED Indicator lights when fuse is blown
74-LMAF15A	NTE	获取价格	Long Life (1000 hrs min.) LED Indicator lights when fuse is blown
74-LMAF20A	NTE	获取价格	Long Life (1000 hrs min.) LED Indicator lights when fuse is blown
74-LMAF25A	NTE	获取价格	Long Life (1000 hrs min.) LED Indicator lights when fuse is blown
74-LMAF30A	NTE	获取价格	Long Life (1000 hrs min.) LED Indicator lights when fuse is blown
74-LMAF3A	NTE	获取价格	Long Life (1000 hrs min.) LED Indicator lights when fuse is blown
74-LMAF5A	NTE	获取价格	Long Life (1000 hrs min.) LED Indicator lights when fuse is blown
74-LMAF7.5A	NTE	获取价格	Long Life (1000 hrs min.) LED Indicator lights when fuse is blown
74LS	MITSUBISHI	获取价格	OCTAL BUFFER/LINE DRIVERS WITH 3-STATE OUTPUT(NONINVERTED)

与74LCXZR164245MTD相关文章

MBRS340T3G手册解读：参数说明、产品特性及应用
2024-06-28

5
PMOS管背靠背连接：串联还是并联？
2024-06-28

5
高压电解电容的分类与选型策略
2024-06-28

6
数码管：基本概念、分类、技术发展及市场趋势
2024-06-27

12

产品中心

服务支持

精选活动

关于我们

帮助中心

74LCXZR164245MTD

74LCXZR164245MTD 技术参数

74LCXZR164245MTD 数据手册

与74LCXZR164245MTD相关器件

与74LCXZR164245MTD相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

74LCXZR164245MTD

74LCXZR164245MTD 技术参数

74LCXZR164245MTD 数据手册

与74LCXZR164245MTD相关器件

与74LCXZR164245MTD相关文章

您还可以找

您在本页遇到什么问题？