5秒后页面跳转
74HCT7403D,112 PDF预览

74HCT7403D,112

更新时间: 2024-02-04 18:41:03
品牌 Logo 应用领域
恩智浦 - NXP 先进先出芯片
页数 文件大小 规格书
28页 118K
描述
74HC(T)7403 - 4-Bit x 64-word FIFO register; 3-state SOP 16-Pin

74HCT7403D,112 技术参数

Source Url Status Check Date:2013-10-15 00:00:00生命周期:Transferred
零件包装代码:SOP包装说明:PLASTIC, SOT-162, SO-16
针数:16Reach Compliance Code:unknown
风险等级:5.8Base Number Matches:1

74HCT7403D,112 数据手册

 浏览型号74HCT7403D,112的Datasheet PDF文件第22页浏览型号74HCT7403D,112的Datasheet PDF文件第23页浏览型号74HCT7403D,112的Datasheet PDF文件第24页浏览型号74HCT7403D,112的Datasheet PDF文件第25页浏览型号74HCT7403D,112的Datasheet PDF文件第26页浏览型号74HCT7403D,112的Datasheet PDF文件第27页 
Philips Semiconductors  
Product specification  
4-Bit x 64-word FIFO register; 3-state  
74HC/HCT7403  
Sequence 2 (FIFOB runs full)  
After the MR pulse, a series of 64 SI pulses are applied. When 64 words are shifted in, DIRB remains LOW due to FIFOB  
being full (5). DORA goes LOW due to FIFOA being empty.  
Sequence 3 (FIFOA runs full)  
When 65 words are shifted in, DORA remains HIGH due to valid data remaining at the output of FIFOA. QnA remains  
HIGH, being the polarity of the 65th data word (6). After the 128th SI pulse, DIR remains LOW and both FIFOs are full  
(7). Additional pulses have no effect.  
Sequence 4 (both FIFOs full, starting SHIFT-OUT process)  
SIA is held HIGH and two SOB pulses are applied (8). These pulses shift out two words and thus allow two empty  
locations to bubble-up to the input stage of FIFOB, and proceed to FIFOA (9). When the first empty location arrives at the  
input of FIFOA, a DIRA pulse is generated (10) and a new word is shifted into FIFOA. SIA is made LOW and now the  
second empty location reaches the input stage of FIFOA, after which DIRA remains HIGH (11).  
Sequence 5 (FIFOA runs empty)  
At the start of sequence 5 FIFOA contains 63 valid words due to two words being shifted out and one word being shifted  
in, in sequence 4. An additional series of SOB pulses are applied. After 63 SOB pulses, all words from FIFOA are shifted  
into FIFOB. DORA remains LOW (12).  
Sequence 6 (FIFOB runs empty)  
After the next SOB pulse, DIRB remains HIGH due to the input stage of FIFOB being empty. After another 63 SOB pulses,  
DORB remains LOW due to both FIFOs being empty (14). Additional SOB pulses have no effect. The last word remains  
available at the output Qn.  
PACKAGE OUTLINES  
See “74HC/HCT/HCU/HCMOS Logic Package Outlines”.  
September 1993  
28  

与74HCT7403D,112相关器件

型号 品牌 描述 获取价格 数据表
74HCT7403D,518 NXP 74HC(T)7403 - 4-Bit x 64-word FIFO register; 3-state SOP 16-Pin

获取价格

74HCT7403DB-T NXP IC 64 X 4 OTHER FIFO, PDSO16, FIFO

获取价格

74HCT7403D-Q100,51 NXP 74HC(T)7403-Q100 - 4-bit x 64-word FIFO register; 3-state SOP 16-Pin

获取价格

74HCT7403D-T ETC x4 Asynchronous FIFO

获取价格

74HCT7403N NXP 4-Bit x 64-word FIFO register; 3-state

获取价格

74HCT7403N PHILIPS FIFO, 64X4, 108ns, Asynchronous, CMOS, PDIP16,

获取价格