Datasheet > 74HCT138BQ-Q100

74HCT138BQ-Q100

更新时间： 2024-09-28 11:12:03

品牌	Logo	应用领域
安世 - NEXPERIA		驱动逻辑集成电路
页数	文件大小	规格书
15页	268K
描述
3-to-8 line decoder/demultiplexer; invertingProduction

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74HCT138BQ-Q100 数据手册

74HC138-Q100; 74HCT138-Q100

3-to-8 line decoder/demultiplexer; inverting

Rev. 5 — 13 August 2021

Product data sheet

1. General description

The 74HC138-Q100; 74HCT138-Q100 decodes three binary weighted address inputs

(A0, A1 and A2) to eight mutually exclusive outputs (Y0 to Y7). The device features three enable

inputs (E1, E2 and E3). Every output will be HIGH unless E1 and E2 are LOW and E3 is HIGH.

This multiple enable function allows easy parallel expansion to a 1-of-32 (5 to 32 lines) decoder

with just four '138 ICs and one inverter. The '138 can be used as an eight output demultiplexer by

using one of the active LOW enable inputs as the data input and the remaining enable inputs as

strobes. Inputs include clamp diodes. This enables the use of current limiting resistors to interface

inputs to voltages in excess of V_CC

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100

(Grade 1) and is suitable for use in automotive applications.

2. Features and benefits

•

Automotive product qualification in accordance with AEC-Q100 (Grade 1)

Specified from -40 °C to +85 °C and from -40 °C to +125 °C

•

Wide supply voltage range from 2.0 to 6.0 V

CMOS low power dissipation

High noise immunity

Latch-up performance exceeds 100 mA per JESD 78 Class II Level B

Demultiplexing capability

Multiple input enable for easy expansion

Ideal for memory chip select decoding

Active LOW mutually exclusive outputs

Input levels:

•

For 74HC138-Q100: CMOS level

For 74HCT138-Q100: TTL level

•

Complies with JEDEC standards:

•

JESD8C (2.7 V to 3.6 V)

JESD7A (2.0 V to 6.0 V)

ESD protection:

•

MIL-STD-883, method 3015 exceeds 2000 V

HBM JESD22-A114F exceeds 2000 V

MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)

•

Multiple package options

DHVQFN package with Side-Wettable Flanks enabling Automatic Optical Inspection (AOI) of

solder joints

12 3 4 5 6 7...15

中文翻译

下载PDF

与74HCT138BQ-Q100相关器件

型号	品牌	获取价格	描述	数据表
74HCT138BQ-Q100,11	NXP	获取价格	74HC(T)138-Q100 - 3-to-8 line decoder/demultiplexer; inverting QFN 16-Pin
74HCT138BQ-Q100,115	NXP	获取价格	Decoder/Driver, HCT Series, Inverted Output, CMOS, PQCC16
74HCT138D	NXP	获取价格	3-to-8 line decoder/demultiplexer; inverting
74HCT138D	NEXPERIA	获取价格	3-to-8 line decoder/demultiplexer; invertingProduction
74HCT138D,652	NXP	获取价格	74HC(T)138 - 3-to-8 line decoder/demultiplexer; inverting SOP 16-Pin
74HCT138DB	NXP	获取价格	3-to-8 line decoder/demultiplexer; inverting
74HCT138D-Q100	NXP	获取价格	3-to-8 line decoder/demultiplexer; inverting
74HCT138D-Q100	NEXPERIA	获取价格	3-to-8 line decoder/demultiplexer; invertingProduction
74HCT138D-T	NXP	获取价格	IC HCT SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDSO16, 3.90 MM, PLASTIC, MS-012, SO
74HCT138N	NXP	获取价格	3-to-8 line decoder/demultiplexer; inverting