5秒后页面跳转
74HCT138PW PDF预览

74HCT138PW

更新时间: 2024-11-21 11:11:35
品牌 Logo 应用领域
安世 - NEXPERIA 驱动输入元件光电二极管逻辑集成电路
页数 文件大小 规格书
15页 269K
描述
3-to-8 line decoder/demultiplexer; invertingProduction

74HCT138PW 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:TSSOP,Reach Compliance Code:compliant
HTS代码:8542.39.00.01Factory Lead Time:4 weeks
风险等级:5其他特性:3 ENABLE INPUTS
系列:HCT输入调节:STANDARD
JESD-30 代码:R-PDSO-G16JESD-609代码:e4
长度:5 mm负载电容(CL):50 pF
逻辑集成电路类型:OTHER DECODER/DRIVER湿度敏感等级:1
功能数量:1端子数量:16
最高工作温度:125 °C最低工作温度:-40 °C
输出极性:INVERTED封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):260
传播延迟(tpd):53 ns认证状态:Not Qualified
座面最大高度:1.1 mm最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:4.4 mmBase Number Matches:1

74HCT138PW 数据手册

 浏览型号74HCT138PW的Datasheet PDF文件第2页浏览型号74HCT138PW的Datasheet PDF文件第3页浏览型号74HCT138PW的Datasheet PDF文件第4页浏览型号74HCT138PW的Datasheet PDF文件第5页浏览型号74HCT138PW的Datasheet PDF文件第6页浏览型号74HCT138PW的Datasheet PDF文件第7页 
74HC138; 74HCT138  
3-to-8 line decoder/demultiplexer; inverting  
Rev. 9 — 13 August 2021  
Product data sheet  
1. General description  
The 74HC138; 74HCT138 decodes three binary weighted address inputs (A0, A1 and A2) to  
eight mutually exclusive outputs (Y0 to Y7). The device features three enable inputs (E1, E2 and  
E3). Every output will be HIGH unless E1 and E2 are LOW and E3 is HIGH. This multiple enable  
function allows easy parallel expansion to a 1-of-32 (5 to 32 lines) decoder with just four '138 ICs  
and one inverter. The '138 can be used as an eight output demultiplexer by using one of the active  
LOW enable inputs as the data input and the remaining enable inputs as strobes. Inputs include  
clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in  
excess of VCC  
.
2. Features and benefits  
Wide supply voltage range from 2.0 to 6.0 V  
CMOS low power dissipation  
High noise immunity  
Latch-up performance exceeds 100 mA per JESD 78 Class II Level B  
Demultiplexing capability  
Multiple input enable for easy expansion  
Ideal for memory chip select decoding  
Active LOW mutually exclusive outputs  
Input levels:  
For 74HC138: CMOS level  
For 74HCT138: TTL level  
Complies with JEDEC standards:  
JESD8C (2.7 V to 3.6 V)  
JESD7A (2.0 V to 6.0 V)  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
Multiple package options  
Specified from -40 °C to +85 °C and from -40 °C to +125 °C  
3. Ordering information  
Table 1. Ordering information  
Type number  
Package  
Temperature range Name  
Description  
Version  
74HC138D  
-40 °C to +125 °C  
-40 °C to +125 °C  
-40 °C to +125 °C  
SO16  
plastic small outline package; 16 leads;  
body width 3.9 mm  
SOT109-1  
74HCT138D  
74HC138PW  
74HCT138PW  
74HC138BQ  
74HCT138BQ  
TSSOP16  
plastic thin shrink small outline package; 16 leads;  
body width 4.4 mm  
SOT403-1  
SOT763-1  
DHVQFN16 plastic dual in-line compatible thermal enhanced  
very thin quad flat package; no leads; 16 terminals;  
body 2.5 × 3.5 × 0.85 mm  
 
 
 

与74HCT138PW相关器件

型号 品牌 获取价格 描述 数据表
74HCT138PW,118 NXP

获取价格

74HC(T)138 - 3-to-8 line decoder/demultiplexer; inverting TSSOP 16-Pin
74HCT138PW-Q100 NXP

获取价格

3-to-8 line decoder/demultiplexer; inverting
74HCT138PW-Q100 NEXPERIA

获取价格

3-to-8 line decoder/demultiplexer; invertingProduction
74HCT138PW-Q100,11 NXP

获取价格

74HC(T)138-Q100 - 3-to-8 line decoder/demultiplexer; inverting TSSOP 16-Pin
74HCT138PW-Q100,118 NXP

获取价格

Decoder/Driver, HCT Series, Inverted Output, CMOS, PDSO16
74HCT138PW-T NXP

获取价格

IC HCT SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDSO16, 4.40 MM, PLASTIC, MO-153, SO
74HCT138-Q100 NXP

获取价格

3-to-8 line decoder/demultiplexer; inverting
74HCT138S16 DIODES

获取价格

3 TO 8 LINE DECODER DEMULTIPLEXER
74HCT138S16-13 DIODES

获取价格

3 TO 8 LINE DECODER DEMULTIPLEXER
74HCT138T16 DIODES

获取价格

3 TO 8 LINE DECODER DEMULTIPLEXER