5秒后页面跳转
74HC573PW,112 PDF预览

74HC573PW,112

更新时间: 2024-11-19 14:40:15
品牌 Logo 应用领域
恩智浦 - NXP 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
21页 154K
描述
74HC(T)573 - Octal D-type transparent latch; 3-state TSSOP2 20-Pin

74HC573PW,112 技术参数

是否Rohs认证:符合生命周期:Transferred
零件包装代码:TSSOP2包装说明:TSSOP, TSSOP20,.25
针数:20Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.17
Is Samacsys:N其他特性:BROADSIDE VERSION OF 373
系列:HC/UHJESD-30 代码:R-PDSO-G20
JESD-609代码:e4长度:6.5 mm
负载电容(CL):50 pF逻辑集成电路类型:BUS DRIVER
最大I(ol):0.006 A湿度敏感等级:1
位数:8功能数量:1
端口数量:2端子数量:20
最高工作温度:125 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP20,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH包装方法:TUBE
峰值回流温度(摄氏度):260电源:2/6 V
Prop。Delay @ Nom-Sup:45 ns传播延迟(tpd):225 ns
认证状态:Not Qualified座面最大高度:1.1 mm
子类别:FF/Latches最大供电电压 (Vsup):6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:4.4 mmBase Number Matches:1

74HC573PW,112 数据手册

 浏览型号74HC573PW,112的Datasheet PDF文件第2页浏览型号74HC573PW,112的Datasheet PDF文件第3页浏览型号74HC573PW,112的Datasheet PDF文件第4页浏览型号74HC573PW,112的Datasheet PDF文件第5页浏览型号74HC573PW,112的Datasheet PDF文件第6页浏览型号74HC573PW,112的Datasheet PDF文件第7页 
74HC573; 74HCT573  
Octal D-type transparent latch; 3-state  
Rev. 5 — 15 August 2012  
Product data sheet  
1. General description  
The 74HC573; 74HCT573 is a high-speed Si-gate CMOS device and is pin compatible  
with Low-power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard  
no. 7A.  
The 74HC573; 74HCT573 has octal D-type transparent latches featuring separate D-type  
inputs for each latch and 3-state true outputs for bus-oriented applications. A latch enable  
(LE) input and an output enable (OE) input are common to all latches.  
When LE is HIGH, data at the Dn inputs enter the latches. In this condition, the latches are  
transparent, i.e. a latch output changes state each time its corresponding D input  
changes.  
When LE is LOW the latches store the information that was present at the D-inputs a  
set-up time preceding the HIGH-to-LOW transition of LE. When OE is LOW, the contents  
of the 8 latches are available at the outputs. When OE is HIGH, the outputs go to the  
high-impedance OFF-state. Operation of the OE input does not affect the state of the  
latches.  
The 74HC573; 74HCT573 is functionally identical to:  
74HC563; 74HCT563, but inverted outputs  
74HC373; 74HCT373, but different pin arrangement  
2. Features and benefits  
Input levels:  
For 74HC573: CMOS level  
For 74HCT573: TTL level  
Inputs and outputs on opposite sides of package allowing easy interface with  
microprocessors  
Useful as input or output port for microprocessors and microcomputers  
3-state non-inverting outputs for bus-oriented applications  
Common 3-state output enable input  
Multiple package options  
ESD protection:  
HBM JESD22-A114F exceeds 2 000 V  
MM JESD22-A115-A exceeds 200 V  
Specified from 40 C to +85 C and from 40 C to +125 C  
 
 

74HC573PW,112 替代型号

型号 品牌 替代类型 描述 数据表
74HC573PW NXP

完全替代

Octal D-type transparent latch; 3-state
M74HC573TTR STMICROELECTRONICS

功能相似

OCTAL D-TYPE LATCH WITH 3 STATE OUTPUT NON INVERTING

与74HC573PW,112相关器件

型号 品牌 获取价格 描述 数据表
74HC573PW-Q100 NXP

获取价格

Octal D-type transparent latch; 3-state
74HC573PW-Q100 NEXPERIA

获取价格

Octal D-type transparent latch; 3-stateProduction
74HC573PW-Q100,118 NXP

获取价格

74HC(T)573-Q100 - Octal D-type transparant latch; 3-state TSSOP2 20-Pin
74HC573PW-T NXP

获取价格

HC/UH SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, 4.40 MM, PLASTIC, MO-153, SOT-360-1, TSSO
74HC573-Q100 NXP

获取价格

Octal D-type transparent latch; 3-state
74HC573U NXP

获取价格

Bus Driver, HC/UH Series, 1-Func, 8-Bit, True Output, CMOS
74HC574 NXP

获取价格

Octal D-type flip-flop; positive edge-trigger; 3-state
74HC574 ONSEMI

获取价格

Octal 3−State Noninverting D Flip−Flop
74HC574 TI

获取价格

具有三态输出的高速CMOS八路上升沿D触发器
74HC574 SGMICRO

获取价格

Octal D-Type Positive Edge-Triggered Flip-Flop with 3-State Outputs