5秒后页面跳转
74HC573DB-Q100 PDF预览

74HC573DB-Q100

更新时间: 2024-02-29 16:41:20
品牌 Logo 应用领域
恩智浦 - NXP 驱动光电二极管输出元件逻辑集成电路
页数 文件大小 规格书
20页 161K
描述
HC/UH SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, 5.30 MM, PLASTIC, MO-150, SOT339-1, SSOP-20

74HC573DB-Q100 技术参数

是否Rohs认证: 符合生命周期:End Of Life
零件包装代码:SSOP2包装说明:SSOP,
针数:20Reach Compliance Code:compliant
风险等级:5.67系列:HC/UH
JESD-30 代码:R-PDSO-G20长度:7.2 mm
逻辑集成电路类型:BUS DRIVER位数:8
功能数量:1端口数量:2
端子数量:20最高工作温度:125 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:SSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, SHRINK PITCH传播延迟(tpd):225 ns
筛选级别:AEC-Q100座面最大高度:2 mm
最大供电电压 (Vsup):6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL宽度:5.3 mm
Base Number Matches:1

74HC573DB-Q100 数据手册

 浏览型号74HC573DB-Q100的Datasheet PDF文件第2页浏览型号74HC573DB-Q100的Datasheet PDF文件第3页浏览型号74HC573DB-Q100的Datasheet PDF文件第4页浏览型号74HC573DB-Q100的Datasheet PDF文件第5页浏览型号74HC573DB-Q100的Datasheet PDF文件第6页浏览型号74HC573DB-Q100的Datasheet PDF文件第7页 
74HC573-Q100; 74HCT573-Q100  
Octal D-type transparent latch; 3-state  
Rev. 3 — 5 March 2013  
Product data sheet  
1. General description  
The 74HC573-Q100; 74HCT573-Q100 is a high-speed Si-gate CMOS device and is pin  
compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance with  
JEDEC standard no. 7A.  
The 74HC573-Q100; 74HCT573-Q100 has octal D-type transparent latches featuring  
separate D-type inputs for each latch and 3-state true outputs for bus-oriented  
applications. A latch enable (LE) input and an output enable (OE) input are common to all  
latches.  
When LE is HIGH, data at the Dn inputs enter the latches. In this condition, the latches are  
transparent, i.e. a latch output changes state each time its corresponding D input  
changes.  
When LE is LOW the latches store the information that was present at the D-inputs a  
set-up time preceding the HIGH-to-LOW transition of LE. When OE is LOW, the contents  
of the 8 latches are available at the outputs. When OE is HIGH, the outputs go to the  
high-impedance OFF-state. Operation of the OE input does not affect the state of the  
latches.  
This product has been qualified to the Automotive Electronics Council (AEC) standard  
Q100 (Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from 40 C to +85 C and from 40 C to +125 C  
Input levels:  
For 74HC573-Q100: CMOS level  
For 74HCT573-Q100: TTL level  
Inputs and outputs on opposite sides of package allowing easy interface with  
microprocessors  
Useful as input or output port for microprocessors and microcomputers  
3-state non-inverting outputs for bus-oriented applications  
Common 3-state output enable input  
Multiple package options  
ESD protection:  
MIL-STD-883, method 3015 exceeds 2000 V  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )  
 
 

与74HC573DB-Q100相关器件

型号 品牌 描述 获取价格 数据表
74HC573DB-T NXP 暂无描述

获取价格

74HC573D-Q100 NXP Octal D-type transparent latch; 3-state

获取价格

74HC573D-Q100 NEXPERIA Octal D-type transparent latch; 3-stateProduction

获取价格

74HC573D-T ETC 8-Bit D-Type Latch

获取价格

74HC573N NXP Octal D-type transparent latch; 3-state

获取价格

74HC573PW NXP Octal D-type transparent latch; 3-state

获取价格