5秒后页面跳转
74HC4094N,652 PDF预览

74HC4094N,652

更新时间: 2024-02-07 10:54:27
品牌 Logo 应用领域
恩智浦 - NXP /
页数 文件大小 规格书
23页 217K
描述
74HC(T)4094 - 8-stage shift-and-store bus register DIP 16-Pin

74HC4094N,652 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:DIP包装说明:DIP, DIP16,.3
针数:16Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:8.55其他特性:PARALLEL OUTPUT IS LATCHED; UNLATCHED SERIAL SHIFT RIGHT OUTPUT
计数方向:RIGHT系列:HC/UH
JESD-30 代码:R-PDIP-T16JESD-609代码:e4
长度:19.025 mm负载电容(CL):50 pF
逻辑集成电路类型:SERIAL IN PARALLEL OUT最大频率@ Nom-Sup:24000000 Hz
位数:8功能数量:1
端子数量:16最高工作温度:125 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:DIP封装等效代码:DIP16,.3
封装形状:RECTANGULAR封装形式:IN-LINE
峰值回流温度(摄氏度):260电源:2/6 V
传播延迟(tpd):295 ns认证状态:Not Qualified
座面最大高度:4.2 mm子类别:Shift Registers
最大供电电压 (Vsup):6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):5 V表面贴装:NO
技术:CMOS温度等级:AUTOMOTIVE
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30触发器类型:POSITIVE EDGE
宽度:7.62 mm最小 fmax:24 MHz
Base Number Matches:1

74HC4094N,652 数据手册

 浏览型号74HC4094N,652的Datasheet PDF文件第2页浏览型号74HC4094N,652的Datasheet PDF文件第3页浏览型号74HC4094N,652的Datasheet PDF文件第4页浏览型号74HC4094N,652的Datasheet PDF文件第5页浏览型号74HC4094N,652的Datasheet PDF文件第6页浏览型号74HC4094N,652的Datasheet PDF文件第7页 
74HC4094; 74HCT4094  
8-stage shift-and-store bus register  
Rev. 6 — 31 December 2012  
Product data sheet  
1. General description  
The 74HC4094; 74HCT4094 is an 8-bit serial-in/serial or parallel-out shift register with a  
storage register and 3-state outputs. Both the shift and storage register have separate  
clocks. The device features a serial input (D) and two serial outputs (QS1 and QS2) to  
enable cascading. Data is shifted on the LOW-to-HIGH transitions of the CP input. Data is  
available at QS1 on the LOW-to-HIGH transitions of the CP input to allow cascading when  
clock edges are fast. The same data is available at QS2 on the next HIGH-to-LOW  
transition of the CP input to allow cascading when clock edges are slow. The data in the  
shift register is transferred to the storage register when the STR input is HIGH. Data in the  
storage register appears at the outputs whenever the output enable input (OE) is HIGH. A  
LOW on OE causes the outputs to assume a high-impedance OFF-state. Operation of the  
OE input does not affect the state of the registers. Inputs include clamp diodes. This  
enables the use of current limiting resistors to interface inputs to voltages in excess of  
VCC  
.
2. Features and benefits  
Complies with JEDEC standard JESD7A  
Input levels:  
For 74HC4094: CMOS level  
For 74HCT4094: TTL level  
Low-power dissipation  
ESD protection:  
HBM JESD22-A114F exceeds 2 000 V  
MM JESD22-A115-A exceeds 200 V  
Specified from 40 C to +85 C and from 40 C to +125 C  
3. Applications  
Serial-to-parallel data conversion  
Remote control holding register  
 
 
 

74HC4094N,652 替代型号

型号 品牌 替代类型 描述 数据表
74HC595N,112 NXP

完全替代

74HC(T)595 - 8-bit serial-in, serial or parallel-out shift register with output latches; 3
74HC595N NXP

类似代替

8-bit serial-in/serial or parallel-out shift register with output latches; 3-state
CD74HC4094E TI

功能相似

High Speed CMOS Logic 8-Stage Shift and Store Bus Register, Three-State

与74HC4094N,652相关器件

型号 品牌 获取价格 描述 数据表
74HC4094NB NXP

获取价格

HC/UH SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDIP16, PLAS
74HC4094PW NXP

获取价格

8-stage shift-and-store bus register
74HC4094PW NEXPERIA

获取价格

8-stage shift-and-store bus registerProduction
74HC4094PW,112 NXP

获取价格

74HC(T)4094 - 8-stage shift-and-store bus register TSSOP 16-Pin
74HC4094PW,118 NXP

获取价格

74HC(T)4094 - 8-stage shift-and-store bus register TSSOP 16-Pin
74HC4094PW-Q100 NEXPERIA

获取价格

8-stage shift-and-store bus register
74HC4094PW-T NXP

获取价格

IC HC/UH SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO16, 4
74HC4094-Q100 NEXPERIA

获取价格

8-stage shift-and-store bus register
74HC42 NXP

获取价格

BCD to decimal decoder 1-of-10
74HC423 NXP

获取价格

Dual retriggerable monostable multivibrator with reset