5秒后页面跳转
74HC3G34DP-Q100 PDF预览

74HC3G34DP-Q100

更新时间: 2024-11-30 01:14:03
品牌 Logo 应用领域
安世 - NEXPERIA 光电二极管逻辑集成电路
页数 文件大小 规格书
13页 197K
描述
Triple buffer gate

74HC3G34DP-Q100 技术参数

生命周期:Active包装说明:TSSOP,
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.66系列:HC/UH
JESD-30 代码:S-PDSO-G8长度:3 mm
逻辑集成电路类型:BUFFER功能数量:3
输入次数:1端子数量:8
最高工作温度:125 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装形状:SQUARE封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
传播延迟(tpd):125 ns筛选级别:AEC-Q100
座面最大高度:1.1 mm最大供电电压 (Vsup):6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
宽度:3 mmBase Number Matches:1

74HC3G34DP-Q100 数据手册

 浏览型号74HC3G34DP-Q100的Datasheet PDF文件第2页浏览型号74HC3G34DP-Q100的Datasheet PDF文件第3页浏览型号74HC3G34DP-Q100的Datasheet PDF文件第4页浏览型号74HC3G34DP-Q100的Datasheet PDF文件第5页浏览型号74HC3G34DP-Q100的Datasheet PDF文件第6页浏览型号74HC3G34DP-Q100的Datasheet PDF文件第7页 
74HC3G34-Q100;  
74HCT3G34-Q100  
Triple buffer gate  
Rev. 2 — 11 June 2018  
Product data sheet  
1 General description  
The 74HC3G34-Q100; 74HCT3G34-Q100 is a triple buffer. Inputs include clamp diodes.  
This enables the use of current limiting resistors to interface inputs to voltages in excess  
of VCC  
.
This product has been qualified to the Automotive Electronics Council (AEC) standard  
Q100 (Grade 1) and is suitable for use in automotive applications.  
2 Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from -40 °C to +85 °C and from -40 °C to +125 °C  
Wide supply voltage range from 2.0 V to 6.0 V  
Input levels:  
For 74HC3G34-Q100: CMOS level  
For 74HCT3G34-Q100: TTL level  
Complies with JEDEC standard no. 7 A  
Symmetrical output impedance  
High noise immunity  
Low-power dissipation  
Balanced propagation delays  
Multiple package options  
ESD protection:  
MIL-STD-883, method 3015 exceeds 2000 V  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )  
3 Ordering information  
Table 1.ꢀOrdering information  
Type number  
Package  
Temperature range Name  
Description  
Version  
74HC3G34DP-Q100  
74HCT3G34DP-Q100  
74HC3G34DC-Q100  
74HCT3G34DC-Q100  
-40 °C to +125 °C  
TSSOP8  
plastic thin shrink small outline package; 8 leads; SOT505-2  
body width 3 mm; lead length 0.5 mm  
-40 °C to +125 °C  
VSSOP8  
plastic very thin shrink small outline package;  
8 leads; body width 2.3 mm  
SOT765-1  
 
 
 

与74HC3G34DP-Q100相关器件

型号 品牌 获取价格 描述 数据表
74HC3G34DP-Q100,125 NXP

获取价格

Buffer, HC/UH Series, 3-Func, 1-Input, CMOS, PDSO8
74HC3G34DP-Q100H NXP

获取价格

74HC(T)3G34-Q100 - Dual non-inverting Schmitt trigger TSSOP 8-Pin
74HC3G34GD NXP

获取价格

Triple buffer gate
74HC3G34GD,125 NXP

获取价格

74HC(T)3G34 - Triple buffer gate SON 8-Pin
74HC3G34-Q100 NEXPERIA

获取价格

Triple buffer gate
74HC3GU04 NXP

获取价格

Inverter
74HC3GU04DC NXP

获取价格

Inverter
74HC3GU04DC PHILIPS

获取价格

Inverter, CMOS, PDSO8,
74HC3GU04DC NEXPERIA

获取价格

Triple unbuffered inverterProduction
74HC3GU04DC,125 NXP

获取价格

74HC3GU04 - Triple unbuffered inverter SSOP 8-Pin