5秒后页面跳转
捷配首页

Datasheet > 74FCT163H501CPACT
74FCT163H501CPACT PDF预览

74FCT163H501CPACT

更新时间： 2024-11-25 22:14:11
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
9页 70K
描述
18-Bit Registered Transceivers

阅读下载

中文翻译

获取价格

74FCT163H501CPACT 技术参数

是否无铅： 含铅是否Rohs认证： 不符合
生命周期：Obsolete零件包装代码：TSSOP
包装说明：TSSOP, TSSOP56,.3,20针数：56
Reach Compliance Code：not_compliant风险等级：5.92
控制类型：INDEPENDENT CONTROL计数方向：BIDIRECTIONAL
系列：FCTJESD-30 代码：R-PDSO-G56
长度：14 mm逻辑集成电路类型：REGISTERED BUS TRANSCEIVER
最大I（ol）：0.024 A位数：18
功能数量：1端口数量：2
端子数量：56最高工作温度：85 °C
最低工作温度：-40 °C输出特性：3-STATE
输出极性：TRUE封装主体材料：PLASTIC/EPOXY
封装代码：TSSOP封装等效代码：TSSOP56,.3,20
封装形状：RECTANGULAR封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
包装方法：TAPE AND REEL峰值回流温度（摄氏度）：NOT SPECIFIED
电源：3/3.3 VProp。Delay @ Nom-Sup：4.6 ns
传播延迟（tpd）：5.3 ns认证状态：Not Qualified
座面最大高度：1.2 mm子类别：Bus Driver/Transceivers
最大供电电压 (Vsup)：3.6 V最小供电电压 (Vsup)：2.7 V
标称供电电压 (Vsup)：3.3 V表面贴装：YES
技术：CMOS温度等级：INDUSTRIAL
端子形式：GULL WING端子节距：0.5 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
翻译：N/A触发器类型：POSITIVE EDGE
宽度：6.1 mmBase Number Matches：1

74FCT163H501CPACT 数据手册

 浏览型号74FCT163H501CPACT的Datasheet PDF文件第2页浏览型号74FCT163H501CPACT的Datasheet PDF文件第3页浏览型号74FCT163H501CPACT的Datasheet PDF文件第4页浏览型号74FCT163H501CPACT的Datasheet PDF文件第5页浏览型号74FCT163H501CPACT的Datasheet PDF文件第6页浏览型号74FCT163H501CPACT的Datasheet PDF文件第7页 
Data sheet acquired from Cypress Semiconductor Corporation.  
Data sheet modified to remove devices not offered.  
CY74FCT163501  
CY74FCT163H501  
SCCS047 - January 1998 - Revised March 2000  
18-Bit Registered Transceivers  
• Eliminates the need for external pull-up or pull-down  
resistors  
Features  
• Low power, pin-compatible replacement for LCX and  
LPT families  
Functional Description  
• 5V tolerant inputs and outputs  
• 24 mA balanced drive outputs  
These 18-bit universal bus transceivers can be operated in  
transparent, latched or clock modes by combining D-type  
latches and D-type flip-flops. Data flow in each direction is  
controlled by output enable (OEAB and OEBA), latch enable  
(LEAB and LEBA), and clock inputs (CLKAB and CLKBA). For  
A-to-B data flow, the device operates in transparent mode  
when LEAB is HIGH. When LEAB is LOW, the A data is  
latched if CLKAB is held at a HIGH or LOW logic level. If LEAB  
is LOW, the A bus data is stored in the latch/flip-flop on the  
LOW-to-HIGH transition of CLKAB. OEAB performs the output  
enable function on the B port. Data flow from B-to-A is similar  
to that of A-to-B and is controlled by OEBA, LEBA, and  
CLKBA. The output buffers are designed with a power-off  
disable feature to allow live insertion of boards.  
• Power-off disable outputs permits live insertion  
• Edge-rate control circuitry for reduced noise  
• FCT-C speed at 4.6 ns  
• Latch-up performance exceeds JEDEC standard no. 17  
• ESD > 2000V per MIL-STD-883D, Method 3015  
• Typical output skew < 250ps  
• Industrial temperature range of –40˚C to +85˚C  
• TSSOP (19.6-mil pitch) or SSOP (25-mil pitch)  
• Typical Volp (ground bounce) performance exceeds Mil  
Std 883D  
• VCC = 2.7V to 3.6V  
THE CY74FCT163501 has 24-mA balanced output drivers  
with current limiting resistors in the outputs. This reduces the  
need for external terminating resistors, as well as provides for  
minimal undershoot and reduced ground bounce. The  
CY74FCT163501 is ideal for driving transmission lines.  
CY74FCT163501 Features:  
• Balanced output drivers: 24 mA  
• Reduced system switching noise  
• Typical VOLP (ground bounce) <0.6V at VCC = 3.3V,  
TA= 25˚C  
The CY74FCT163H501 is a 24-mA balanced output part, that  
has “bus hold” on the data inputs. The device retains the  
input’s last state whenever the input goes to high impedance.  
This eliminates the need for pull-up/down resistors and  
prevents floating inputs.  
CY74FCT163H501 Features:  
• Bus hold retains the last active state  
• Devices with bus hold are not recommended for trans-  
lating rail-to-rail CMOS signals to 3.3V logic levels  
Pin Configuration  
Functional Block Diagram; CY74FCT163501, CY74FCT163H501  
SSOP/TSSOP  
Top View  
OEAB  
LEAB  
1
2
56  
55  
GND  
CLKAB  
A
1
B
1
GND  
3
4
54  
53  
GND  
A
2
B
2
5
6
7
8
9
52  
51  
50  
49  
48  
OEAB  
CLKBA  
LEBA  
A
B
3
3
V
CC  
V
CC  
A
4
B
4
A
A
B
5
5
6
B
6
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
OEBA  
CLKAB  
LEAB  
GND  
GND  
A
7
B
7
A
A
B
8
8
9
B
9
A
A
A
B
10  
10  
C
D
C
D
B
11  
B
1
11  
12  
A
1
B
12  
GND  
GND  
B
13  
A
13  
C
D
C
D
A
B
14  
14  
A
B
15  
15  
V
CC  
V
CC  
A
A
B
16  
16  
17  
B
17  
GND  
GND  
B
18  
FCT163501-1  
TO 17 OTHER CHANNELS  
A
18  
CLKBA  
GND  
OEBA  
LEBA  
FCT163501-2  
Copyright © 2000, Texas Instruments Incorporated  
1234567...9

中文翻译

下载PDF

与74FCT163H501CPACT相关器件

型号 品牌 获取价格 描述 数据表
74FCT163H501CPVCT TI

获取价格

 		18-Bit Registered Transceivers
74FCT163H952CPACT TI

获取价格

 		16-Bit Registered Transceivers
74FCT163H952CPVCT TI

获取价格

 		16-Bit Registered Transceivers
74FCT163TD IDT

获取价格

 		Binary Counter, CDIP16, CERDIP-16
74FCT163TDB IDT

获取价格

 		Binary Counter, CDIP16, CERDIP-16
74FCT163TE IDT

获取价格

 		Binary Counter, CDFP16, CERPACK-16
74FCT163TL IDT

获取价格

 		Binary Counter, CQCC20, LCC-20
74FCT163TSOB IDT

获取价格

 		Binary Counter, PDSO16, SOIC-16
74FCT164245T RENESAS

获取价格

 		3.3V TO 5.0V 16-Bit Translating Transceiver
74FCT164245TPAG IDT

获取价格

 		TSSOP-48, Tube

与74FCT163H501CPACT相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证