5秒后页面跳转
74F398VCQR PDF预览

74F398VCQR

更新时间: 2024-11-02 13:02:43
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD /
页数 文件大小 规格书
9页 102K
描述
D Flip-Flop, F/FAST Series, 1-Func, Positive Edge Triggered, 4-Bit, Complementary Output, TTL, PDSO20, 0.300 INCH, SOIC-20

74F398VCQR 技术参数

生命周期:Obsolete零件包装代码:SOIC
包装说明:SOP,针数:20
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.71其他特性:FOUR 2:1 MUX FOLLOWED BY REGISTER
系列:F/FASTJESD-30 代码:R-PDSO-G20
长度:12.8 mm逻辑集成电路类型:D FLIP-FLOP
位数:4功能数量:1
端子数量:20最高工作温度:70 °C
最低工作温度:输出极性:COMPLEMENTARY
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
传播延迟(tpd):10 ns认证状态:Not Qualified
座面最大高度:2.65 mm最大供电电压 (Vsup):5.25 V
最小供电电压 (Vsup):4.75 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:TTL
温度等级:COMMERCIAL端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
触发器类型:POSITIVE EDGE宽度:7.5 mm
最小 fmax:140 MHzBase Number Matches:1

74F398VCQR 数据手册

 浏览型号74F398VCQR的Datasheet PDF文件第2页浏览型号74F398VCQR的Datasheet PDF文件第3页浏览型号74F398VCQR的Datasheet PDF文件第4页浏览型号74F398VCQR的Datasheet PDF文件第5页浏览型号74F398VCQR的Datasheet PDF文件第6页浏览型号74F398VCQR的Datasheet PDF文件第7页 
April 1988  
Revised October 2000  
74F398 74F399  
Quad 2-Port Register  
General Description  
Features  
Select inputs from two data sources  
Fully positive edge-triggered operation  
Both true and complement outputs—74F398  
The 74F398 and 74F399 are the logical equivalents of a  
quad 2-input multiplexer feeding into four edge-triggered  
flip-flops. A common Select input determines which of the  
two 4-bit words is accepted. The selected data enters the  
flip-flops on the rising edge of the clock. The 74F399 is the  
16-pin version of the 74F398, with only the Q outputs of the  
flip-flops available.  
Ordering Code:  
Order Number Package Number  
Package Description  
74F398SC  
74F398PC  
74F399SC  
74F399SJ  
74F399PC  
M20B  
N20A  
M16A  
M16D  
N16E  
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide  
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide  
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow  
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide  
Device also available in Tape and Reel. Specify by appending suffix letter Xto the ordering code.  
Connection Diagrams  
74F398  
74F399  
© 2000 Fairchild Semiconductor Corporation  
DS009533  
www.fairchildsemi.com  

与74F398VCQR相关器件

型号 品牌 获取价格 描述 数据表
74F399 FAIRCHILD

获取价格

Quad 2-Port Register
74F399 TI

获取价格

54F398 54F399 74F398 74F399 Quad 2-Port Register
74F399 NXP

获取价格

Registers
74F399D YAGEO

获取价格

D Flip-Flop, F/FAST Series, 1-Func, Positive Edge Triggered, 4-Bit, True Output, TTL, PDSO
74F399DC FAIRCHILD

获取价格

D Flip-Flop, F/FAST Series, 1-Func, Positive Edge Triggered, 4-Bit, True Output, TTL, CDIP
74F399L1C FAIRCHILD

获取价格

D Flip-Flop, F/FAST Series, 1-Func, Positive Edge Triggered, 4-Bit, True Output, TTL, CQCC
74F399L1CQR FAIRCHILD

获取价格

D Flip-Flop, F/FAST Series, 1-Func, Positive Edge Triggered, 4-Bit, True Output, TTL, CQCC
74F399PC NSC

获取价格

Quad 2-Port Register
74F399PC FAIRCHILD

获取价格

Quad 2-Port Register
74F399PCQR ROCHESTER

获取价格

D Flip-Flop, F/FAST Series, 1-Func, Positive Edge Triggered, 4-Bit, True Output, TTL, PDIP