生命周期: | Obsolete | 零件包装代码: | QLCC |
包装说明: | QCCN, | 针数: | 20 |
Reach Compliance Code: | unknown | HTS代码: | 8542.39.00.01 |
风险等级: | 5.84 | 其他特性: | WITH INDIVIDUAL SET INPUTS |
系列: | F/FAST | JESD-30 代码: | S-CQCC-N20 |
长度: | 8.89 mm | 逻辑集成电路类型: | J-K FLIP-FLOP |
位数: | 2 | 功能数量: | 1 |
端子数量: | 20 | 最高工作温度: | 70 °C |
最低工作温度: | 输出极性: | COMPLEMENTARY | |
封装主体材料: | CERAMIC, METAL-SEALED COFIRED | 封装代码: | QCCN |
封装形状: | SQUARE | 封装形式: | CHIP CARRIER |
传播延迟(tpd): | 8.5 ns | 认证状态: | Not Qualified |
座面最大高度: | 2.54 mm | 最大供电电压 (Vsup): | 5.25 V |
最小供电电压 (Vsup): | 4.75 V | 标称供电电压 (Vsup): | 5 V |
表面贴装: | YES | 技术: | TTL |
温度等级: | COMMERCIAL | 端子形式: | NO LEAD |
端子节距: | 1.27 mm | 端子位置: | QUAD |
触发器类型: | NEGATIVE EDGE | 宽度: | 8.89 mm |
最小 fmax: | 125 MHz |
型号 | 品牌 | 获取价格 | 描述 | 数据表 |
74F114PC | FAIRCHILD |
获取价格 |
Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clears | |
74F114PCQM | FAIRCHILD |
获取价格 |
J-K Flip-Flop, 2-Func, Negative Edge Triggered, TTL, PDIP14, | |
74F114PCQM | ROCHESTER |
获取价格 |
J-K Flip-Flop | |
74F114PCQR | ROCHESTER |
获取价格 |
J-K Flip-Flop, F/FAST Series, 1-Func, Negative Edge Triggered, 2-Bit, Complementary Output | |
74F114PCQR | FAIRCHILD |
获取价格 |
J-K Flip-Flop, F/FAST Series, 1-Func, Negative Edge Triggered, 2-Bit, Complementary Output | |
74F114QC | TI |
获取价格 |
IC,FLIP-FLOP,DUAL,J/K TYPE,F-TTL,LDCC,20PIN,PLASTIC | |
74F114QCQR | FAIRCHILD |
获取价格 |
J-K Flip-Flop, F/FAST Series, 1-Func, Negative Edge Triggered, 2-Bit, Complementary Output | |
74F114SC | FAIRCHILD |
获取价格 |
Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clears | |
74F114SCQR | FAIRCHILD |
获取价格 |
暂无描述 | |
74F114SCX | FAIRCHILD |
获取价格 |
J-K-Type Flip-Flop |