5秒后页面跳转
74CBTLV3253D PDF预览

74CBTLV3253D

更新时间: 2024-11-30 12:55:51
品牌 Logo 应用领域
恩智浦 - NXP 复用器
页数 文件大小 规格书
19页 174K
描述
Dual 1-of-4 multiplexer/demultiplexer

74CBTLV3253D 数据手册

 浏览型号74CBTLV3253D的Datasheet PDF文件第2页浏览型号74CBTLV3253D的Datasheet PDF文件第3页浏览型号74CBTLV3253D的Datasheet PDF文件第4页浏览型号74CBTLV3253D的Datasheet PDF文件第5页浏览型号74CBTLV3253D的Datasheet PDF文件第6页浏览型号74CBTLV3253D的Datasheet PDF文件第7页 
74CBTLV3253  
Dual 1-of-4 multiplexer/demultiplexer  
Rev. 4 — 15 December 2011  
Product data sheet  
1. General description  
The 74CBTLV3253 provides a dual 1-of-4 high-speed multiplexer/demultiplexer with two  
common select inputs (S0, S1) and two output enable inputs (1OE, 2OE). The low ON  
resistance of the switch allows inputs to be connected to outputs without adding  
propagation delay or generating additional ground bounce noise. When pin nOE = LOW,  
one of the four switches is selected (low-impedance ON-state) with pins S0 and S1. When  
pin nOE = HIGH, all switches are in the high-impedance OFF-state, independent of pins  
S0 and S1.  
To ensure the high-impedance OFF-state during power-up or power-down, nOE should be  
tied to the VCC through a pull-up resistor. The minimum value of the resistor is determined  
by the current-sinking capability of the driver.  
Schmitt trigger action at control input makes the circuit tolerant to slower input rise and fall  
times across the entire VCC range from 2.3 V to 3.6 V.  
This device is fully specified for partial power-down applications using IOFF  
.
The IOFF circuitry disables the output, preventing the damaging backflow current through  
the device when it is powered down.  
2. Features and benefits  
Supply voltage range from 2.3 V to 3.6 V  
High noise immunity  
Complies with JEDEC standard:  
JESD8-5 (2.3 V to 2.7 V)  
JESD8-B/JESD36 (2.7 V to 3.6 V)  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
CDM AEC-Q100-011 revision B exceeds 1000 V  
5 switch connection between two ports  
Rail to rail switching on data I/O ports  
CMOS low power consumption  
Latch-up performance exceeds 250 mA per JESD78B Class I level A  
IOFF circuitry provides partial Power-down mode operation  
Multiple package options  
Specified from 40 C to +85 C and 40 C to +125 C  

与74CBTLV3253D相关器件

型号 品牌 获取价格 描述 数据表
74CBTLV3253DBQRE4 TI

获取价格

LOW-VOLTAGE DUAL 1-OF-4 FET MULTIP LEXER DEMULTIP LEXER
74CBTLV3253DBQRG4 TI

获取价格

LOW-VOLTAGE DUAL 1-OF-4 FET MULTIP LEXER DEMULTIP LEXER
74CBTLV3253DGVRE4 TI

获取价格

LOW-VOLTAGE DUAL 1-OF-4 FET MULTIP LEXER DEMULTIP LEXER
74CBTLV3253DGVRG4 TI

获取价格

LOW-VOLTAGE DUAL 1-OF-4 FET MULTIP LEXER DEMULTIP LEXER
74CBTLV3253D-Q100 NEXPERIA

获取价格

Dual 1-of-4 multiplexer/demultiplexer
74CBTLV3253DS NXP

获取价格

Dual 1-of-4 multiplexer/demultiplexer
74CBTLV3253DS NEXPERIA

获取价格

Dual 1-of-4 multiplexer/demultiplexerProduction
74CBTLV3253DS,118 NXP

获取价格

74CBTLV3253 - Dual 1-of-4 multiplexer/demultiplexer SSOP1 16-Pin
74CBTLV3253PPG IDT

获取价格

LOW-VOLTAGE DUAL 1-OF-4 MULTIPLEXER/ DEMULTIPLEXER
74CBTLV3253PPG8 IDT

获取价格

LOW-VOLTAGE DUAL 1-OF-4 MULTIPLEXER/ DEMULTIPLEXER