Datasheet > 74AVCH2T45GS

74AVCH2T45GS

更新时间： 2024-11-10 11:11:15

品牌	Logo	应用领域
安世 - NEXPERIA		/
页数	文件大小	规格书
22页	335K
描述
Dual-bit, dual-supply voltage level translator/transceiver; 3-stateProduction

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74AVCH2T45GS 数据手册

74AVCH2T45

Dual-bit, dual-supply voltage level translator/transceiver;

3-state

Rev. 8 — 7 December 2022

Product data sheet

1. General description

The 74AVCH2T45 is a dual bit, dual supply transceiver that enables bidirectional level translation.

It features two data input-output ports (nA and nB), a direction control input (DIR) and dual supply

pins (V_CC(A)and V_CC(B)). Both V_CC(A)and V_CC(B)can be supplied at any voltage between 0.8 V

and 3.6 V making the device suitable for translating between any of the low voltage nodes (0.8 V,

1.2 V, 1.5 V, 1.8 V, 2.5 V and 3.3 V). Pins nA and DIR are referenced to V_CC(A)and pins nB are

referenced to V_CC(B). A HIGH on DIR allows transmission from nA to nB and a LOW on DIR allows

transmission from nB to nA.

The device is fully specified for partial power-down applications using I_OFF. The I_OFFcircuitry

disables the output, preventing any damaging backflow current through the device when it is

powered down. In suspend mode when either V_CC(A)or V_CC(B)are at GND level, both A and B are

in the high-impedance OFF-state.

The 74AVCH2T45 has active bus hold circuitry which is provided to hold unused or floating data

inputs at a valid logic level. This feature eliminates the need for external pull-up or pull-down

resistors.

2. Features and benefits

•

Wide supply voltage range: 0.8 V to 3.6 V for V_CC(A)and V_CC(B)

•

High noise immunity

Suspend mode

Bus hold on data inputs

Inputs accept voltages up to 3.6 V

Low noise overshoot and undershoot < 10 % of V_CC

I_OFFcircuitry provides partial Power-down mode operation

Maximum data rates:

•

500 Mbps (1.8 V to 3.3 V translation)

320 Mbps (< 1.8 V to 3.3 V translation)

320 Mbps (translate to 2.5 V or 1.8 V)

280 Mbps (translate to 1.5 V)

240 Mbps (translate to 1.2 V)

•

Latch-up performance exceeds 100 mA per JESD 78 Class II

Complies with JEDEC standards:

•

JESD8-12 (0.8 V to 1.3 V)

JESD8-11 (0.9 V to 1.65 V)

JESD8-7 (1.2 V to 1.95 V)

JESD8-5 (1.8 V to 2.7 V)

JESD8-B (2.7 V to 3.6 V)

•

ESD protection:

•

HBM: ANSI/ESDA/Jedec JS-001 Class 3B exceeds 8000 V

CDM: ANSI/ESDA/Jedec JS-002 Class C3 exceeds 1000 V

•

Multiple package options

Specified from -40 °C to +85 °C and -40 °C to +125 °C

12 3 4 5 6 7...22

中文翻译

下载PDF

与74AVCH2T45GS相关器件

型号	品牌	获取价格	描述	数据表
74AVCH2T45GT	NXP	获取价格	Dual-bit, dual-supply voltage level translator/transceiver; 3-state
74AVCH2T45GT	NEXPERIA	获取价格	Dual-bit, dual-supply voltage level translato
74AVCH2T45GT,115	NXP	获取价格	74AVCH2T45 - Dual-bit, dual-supply voltage level translator/transceiver; 3-state SON 8-Pin
74AVCH32T245ZKER	TI	获取价格	32-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPU
74AVCH4T245	NXP	获取价格	4-bit dual supply translating transceiver with configurable voltage translation; 3-state
74AVCH4T245BQ	NXP	获取价格	4-bit dual supply translating transceiver with configurable voltage translation; 3-state
74AVCH4T245BQ	NEXPERIA	获取价格	4-bit dual supply translating transceiver with configurable voltage translation; 3-statePr
74AVCH4T245BQ-Q100	NEXPERIA	获取价格	4-bit dual supply translating transceiver with configurable voltage translation 3-state
74AVCH4T245BQ-Q10X	NXP	获取价格	74AVCH4T245-Q100 - 4-bit dual supply translating transceiver with configurable voltage tra
74AVCH4T245D	NXP	获取价格	4-bit dual supply translating transceiver with configurable voltage translation; 3-state

与74AVCH2T45GS相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

22
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

21
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

47
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

39

产品中心

服务支持

精选活动

关于我们

帮助中心

74AVCH2T45GS

74AVCH2T45GS 数据手册

与74AVCH2T45GS相关器件

与74AVCH2T45GS相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

74AVCH2T45GS

74AVCH2T45GS 数据手册

与74AVCH2T45GS相关器件

与74AVCH2T45GS相关文章

您还可以找

您在本页遇到什么问题？