5秒后页面跳转
捷配首页

Datasheet > 74AVCBH164245VRE4
74AVCBH164245VRE4 PDF预览

74AVCBH164245VRE4

更新时间： 2024-11-09 21:17:19
品牌 Logo 应用领域
德州仪器 - TI 光电二极管输出元件逻辑集成电路电视
页数 文件大小 规格书
15页 388K
描述
AVC SERIES, DUAL 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO48, GREEN, PLASTIC, TVSOP-48

阅读下载

中文翻译

获取价格

74AVCBH164245VRE4 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Obsolete零件包装代码：SOIC
包装说明：TSSOP, TSSOP48,.25,16针数：48
Reach Compliance Code：compliantHTS代码：8542.39.00.01
风险等级：5.55控制类型：COMMON CONTROL
计数方向：BIDIRECTIONAL系列：AVC
JESD-30 代码：R-PDSO-G48JESD-609代码：e4
长度：9.7 mm逻辑集成电路类型：BUS TRANSCEIVER
最大I（ol）：0.002 A湿度敏感等级：1
位数：8功能数量：2
端口数量：2端子数量：48
最高工作温度：85 °C最低工作温度：-40 °C
输出特性：3-STATE输出极性：TRUE
封装主体材料：PLASTIC/EPOXY封装代码：TSSOP
封装等效代码：TSSOP48,.25,16封装形状：RECTANGULAR
封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH包装方法：TAPE AND REEL
峰值回流温度（摄氏度）：260电源：1.5/3.3 V
Prop。Delay @ Nom-Sup：6.8 ns传播延迟（tpd）：7.6 ns
认证状态：Not Qualified座面最大高度：1.2 mm
子类别：Bus Driver/Transceivers最大供电电压 (Vsup)：3.6 V
最小供电电压 (Vsup)：1.4 V标称供电电压 (Vsup)：1.5 V
表面贴装：YES技术：CMOS
温度等级：INDUSTRIAL端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式：GULL WING端子节距：0.4 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
翻译：1.5/3.3V &1.5/3.3V宽度：4.4 mm
Base Number Matches：1

74AVCBH164245VRE4 数据手册

 浏览型号74AVCBH164245VRE4的Datasheet PDF文件第2页浏览型号74AVCBH164245VRE4的Datasheet PDF文件第3页浏览型号74AVCBH164245VRE4的Datasheet PDF文件第4页浏览型号74AVCBH164245VRE4的Datasheet PDF文件第5页浏览型号74AVCBH164245VRE4的Datasheet PDF文件第6页浏览型号74AVCBH164245VRE4的Datasheet PDF文件第7页 
ꢀꢁ ꢂꢃ ꢄꢅꢆꢇ ꢈꢉ ꢊꢃ ꢋꢃ ꢌ  
ꢉ ꢊ ꢍꢇꢎ ꢏ ꢐꢑꢄ ꢒꢍꢀ ꢑꢓꢓꢒꢔ ꢇꢑꢀ ꢏ ꢕꢄꢁꢀ ꢆꢖ ꢎ ꢅꢖ ꢕ  
ꢗ
ꢎ
ꢏ
ꢈ
ꢆ
ꢘ
ꢁ
ꢙ
ꢎ
ꢚ
ꢑ
ꢕ
ꢄꢇ  
ꢒ
ꢖ
ꢅ
ꢘ
ꢒ
ꢏ
ꢄ
ꢚ
ꢖ
ꢏ
ꢕ
ꢄ
ꢁ
ꢀ
ꢒ
ꢄ
ꢏ
ꢎ
ꢘ
ꢁ
ꢄ
ꢁ
ꢐ
ꢛ
ꢍ
ꢀ
ꢏ
ꢄ
ꢏ
ꢖ
ꢘ
ꢑ
ꢏ
ꢓ
ꢑ
ꢏ
ꢀ
SCES393A − JUNE 2002 − REVISED MAY 2004  
D
D
Member of the Texas Instruments  
WidebusFamily  
DOCCircuitry Dynamically Changes  
Output Impedance, Resulting in Noise  
D
D
I
Supports Partial-Power-Down Mode  
off  
Operation  
Fully Configurable Dual-Rail Design Allows  
Each Port to Operate Over the Full 1.4-V to  
3.6-V Power-Supply Range  
Reduction Without Speed Degradation  
Dynamic Drive Capability Is Equivalent to  
Standard Outputs With I and I of  
D
D
Bus Hold on Data Inputs Eliminates the  
Need for External Pullup/Pulldown  
Resistors  
OH  
OL  
24 mA at 2.5-V V  
CC  
D
D
D
Control Inputs V /V Levels are  
D
D
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
IH IL  
Referenced to V  
Voltage  
CCB  
If Either V  
Are in the High-Impedance State  
Input Is at GND, Both Ports  
ESD Protection Exceeds JESD 22  
− 2000-V Human-Body Model (A114-A)  
− 200-V Machine Model (A115-A)  
CC  
Overvoltage-Tolerant Inputs/Outputs Allow  
Mixed-Voltage-Mode Data Communications  
− 1000-V Charged-Device Model (C101)  
description/ordering information  
This 16-bit (dual-octal) noninverting bus transceiver uses two separate configurable power-supply rails. The  
A-port is designed to track V . V accepts any supply voltage from 1.4 V to 3.6 V. The B-port is designed  
CCA CCA  
to track V  
. V  
accepts any supply voltage from 1.4 V to 3.6 V. This allows for universal low-voltage  
CCB CCB  
bidirectional translation between any of the 1.5-V, 1.8-V, 2.5-V, and 3.3-V voltage nodes.  
The SN74AVCBH164245 is designed for asynchronous communication between data buses. The device  
transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the  
direction-control (DIR) input. The output-enable (OE) input can be used to disable the outputs so the buses are  
effectively isolated.  
The SN74AVCBH164245 is designed so that the control pins (1DIR, 2DIR, 1OE, and 2OE) are supplied by  
V
.
CCB  
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup  
or pulldown resistors with the bus-hold circuitry is not recommended.  
To ensure the high-impedance state during power up or power down, OE should be tied to V  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
through a pullup  
CCB  
This device is fully specified for partial-power-down applications using I . The I circuitry disables the outputs,  
off  
off  
preventing damaging current backflow through the device when it is powered down. If either V  
both ports are in the high-impedance state.  
input is at GND,  
CC  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
†
PACKAGE  
T
A
TSSOP − DGG Tape and reel SN74AVCBH164245GR  
AVCBH164245  
WBH4245  
TVSOP − DGV  
VFBGA − GQL  
Tape and reel SN74AVCBH164245VR  
Tape and reel SN74AVCBH164245KR  
−40°C to 85°C  
WBH4245  
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines  
are available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
DOC and Widebus are trademarks of Texas Instruments.  
ꢓ
ꢓ
ꢕ
ꢘ
ꢫ
ꢐ
ꢦ
ꢑ
ꢆ
ꢤ
ꢏ
ꢥ
ꢎ
ꢟ
ꢘ
ꢝ
ꢁ
ꢞ
ꢐ
ꢄ
ꢏ
ꢄ
ꢜ
ꢝ
ꢧ
ꢞ
ꢟ
ꢥ
ꢠ
ꢡ
ꢢ
ꢢ
ꢣ
ꢣ
ꢜ
ꢜ
ꢟ
ꢟ
ꢝ
ꢝ
ꢜ
ꢤ
ꢤ
ꢨ
ꢥ
ꢦ
ꢠ
ꢠ
ꢧ
ꢧ
ꢝ
ꢣ
ꢢ
ꢡ
ꢤ
ꢤ
ꢟ
ꢞ
ꢨ
ꢏꢧ  
ꢦ
ꢩ
ꢤ
ꢪ
ꢜ
ꢥ
ꢢ
ꢤ
ꢣ
ꢜ
ꢣ
ꢟ
ꢠ
ꢝ
ꢦ
ꢫ
ꢢ
ꢝ
ꢣ
ꢣ
ꢧ
ꢤ
ꢬ
Copyright 2004, Texas Instruments Incorporated  
ꢠ
ꢟ
ꢥ
ꢣ
ꢟ
ꢠ
ꢡ
ꢣ
ꢟ
ꢤ
ꢨ
ꢜ
ꢞ
ꢜ
ꢥ
ꢧ
ꢠ
ꢣ
ꢭ
ꢣ
ꢧ
ꢠ
ꢟ
ꢞ
ꢮ
ꢢ
ꢎ
ꢝ
ꢡ
ꢧ
ꢤ
ꢣ
ꢢ
ꢝ
ꢫ
ꢢ
ꢠ
ꢫ
ꢯ
ꢢ
ꢣ ꢧ ꢤ ꢣꢜ ꢝꢱ ꢟꢞ ꢢ ꢪꢪ ꢨꢢ ꢠ ꢢ ꢡ ꢧ ꢣ ꢧ ꢠ ꢤ ꢬ  
ꢠ
ꢠ
ꢢ
ꢝ
ꢣ
ꢰ
ꢬ
ꢓ
ꢠ
ꢟ
ꢫ
ꢦ
ꢥ
ꢣ
ꢜ
ꢟ
ꢝ
ꢨ
ꢠ
ꢟ
ꢥ
ꢧ
ꢤ
ꢤ
ꢜ
ꢝ
ꢱ
ꢫ
ꢟ
ꢧ
ꢤ
ꢝ
ꢟ
ꢣ
ꢝ
ꢧ
ꢥ
ꢧ
ꢤ
ꢤ
ꢢ
ꢠ
ꢜ
ꢪ
ꢰ
ꢜ
ꢝ
ꢥ
ꢪ
ꢦ
ꢫ
ꢧ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...15

中文翻译

下载PDF

74AVCBH164245VRE4 替代型号

型号 品牌 替代类型 描述 数据表
74AVCBH164245VRG4 TI

完全替代

 16-Bit Dual-Supply Bus Xcvr w/ Config. Voltage Xlation and 3-State Outputs 48-TVSOP -40 to
SN74AVCB164245VR TI

类似代替

 16-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPU
SN74AVCBH164245VR TI

类似代替

 16 BIT DUAL SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3 STATE OUTPU

与74AVCBH164245VRE4相关器件

型号 品牌 获取价格 描述 数据表
74AVCBH164245VRG4 TI

获取价格

 		16-Bit Dual-Supply Bus Xcvr w/ Config. Voltage Xlation and 3-State Outputs 48-TVSOP -40 to
74AVCBH324245ZKER TI

获取价格

 		32-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPU
74AVCH16244 NXP

获取价格

 		16-bit buffer/line driver; 3.6 V tolerant; 3-state
74AVCH16244DGG NXP

获取价格

 		16-bit buffer/line driver; 3.6 V tolerant; 3-state
74AVCH16244DGG,118 NXP

获取价格

 		74AVCH16244 - 16-bit buffer/line driver; 3.6 V tolerant; 3-state TSSOP 48-Pin
74AVCH16244DGG,512 NXP

获取价格

 		74AVCH16244 - 16-bit buffer/line driver; 3.6 V tolerant; 3-state TSSOP 48-Pin
74AVCH16244DGG-T NXP

获取价格

 		IC AVC SERIES, QUAD 4-BIT DRIVER, TRUE OUTPUT, PDSO48, 6.10 MM, PLASTIC, SOT-362, TSSOP-48
74AVCH16245 NXP

获取价格

 		16-bit transceiver with direction pin; 3.6 V tolerant; 3-state
74AVCH16245DGG NXP

获取价格

 		IC AVC SERIES, DUAL 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO48, 6.10 MM, PLASTIC, SOT-362, TSS
74AVCH16245DGG,112 NXP

获取价格

 		74AVCH16245 - 16-bit transceiver with direction pin; 3.6 V tolerant; 3-state TSSOP 48-Pin

与74AVCBH164245VRE4相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证