Datasheet > 74AUP1T14GW

74AUP1T14GW

更新时间： 2023-09-03 20:29:30

品牌	Logo	应用领域
安世 - NEXPERIA		/
页数	文件大小	规格书
14页	229K
描述
Low-power inverter with voltage-level translatorProduction

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74AUP1T14GW 数据手册

Nexperia

74AUP1T14

Low-power inverter with voltage-level translator

X2SON5: plastic thermal enhanced extremely thin small outline package; no leads;

5 terminals; body 0.8 x 0.8 x 0.32 mm

SOT1226-3

Seating Plane

pin 1

index area

pin 1

index area

(4x)

(6x)

1 mm

scale

Dimensions (mm are the original dimensions)

Unit

max 0.35 0.04

0.32 0.02

0.85 0.30 0.85 0.25

0.27

0.22

0.10

(Typ.)

0.80

0.20 0.50

0.25

nom

min 0.30 0.00

0.1 0.05 0.05 0.05

0.75 0.20 0.75 0.15

0.20 0.17

EIAJ

sot1226-3_po

References

Outline

version

European

projection

Issue date

IEC

JEDEC

- - -

19-11-06

19-11-07

SOT1226-3

Fig. 9. Package outline SOT1226-3 (X2SON5)

74AUP1T14

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 3 — 25 January 2022

11 / 14

1...8 9 101112 13 14

中文翻译

下载PDF

与74AUP1T14GW相关器件

型号	品牌	获取价格	描述	数据表
74AUP1T14GX	NEXPERIA	获取价格	Low-power inverter with voltage-level translatorProduction
74AUP1T17GW	NEXPERIA	获取价格	Low-power buffer with voltage-level translatorProduction
74AUP1T17GX	NEXPERIA	获取价格	Low-power buffer with voltage-level translatorProduction
74AUP1T32	NEXPERIA	获取价格	Low-power 2-input OR-gate with voltage-level translator
74AUP1T32GW	NEXPERIA	获取价格	Low-power 2-input OR-gate with voltage-level translator
74AUP1T32GX	NEXPERIA	获取价格	Low-power 2-input OR-gate with voltage-level translator
74AUP1T34	NXP	获取价格	Low-power dual supply translating buffer
74AUP1T34	DIODES	获取价格	Single Bit Dual Power Supply Translating Buffer with 3 State Outputs
74AUP1T34GF	NXP	获取价格	Low-power dual supply translating buffer
74AUP1T34GM	NXP	获取价格	Low-power dual supply translating buffer