Datasheet > 74AUP1G32GM-Q100

74AUP1G32GM-Q100

更新时间： 2024-02-02 19:42:17

品牌	Logo	应用领域
安世 - NEXPERIA		逻辑集成电路
页数	文件大小	规格书
14页	227K
描述
Low-power 2-input OR-gate

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

74AUP1G32GM-Q100 技术参数

是否Rohs认证：	符合	生命周期：	Active
Reach Compliance Code：	unknown	风险等级：	5.59
JESD-609代码：	e4	逻辑集成电路类型：	OR GATE
湿度敏感等级：	1	端子面层：	Nickel/Palladium/Gold (Ni/Pd/Au)
Base Number Matches：	1

74AUP1G32GM-Q100 数据手册

浏览型号74AUP1G32GM-Q100的Datasheet PDF文件第10页

Nexperia

74AUP1G32-Q100

Low-power 2-input OR-gate

Symbol Parameter

Conditions

Min

Typ [1]

Max

Unit

T_amb= 25 °C; C_L= 10 pF

t_pd

propagation delay

A, B to Y; see Fig. 7

V_CC= 0.8 V

[2]

[3]

20.3

5.9

4.2

3.5

2.9

2.7

V_CC= 1.1 V to 1.3 V

V_CC= 1.4 V to 1.6 V

V_CC= 1.65 V to 1.95 V

V_CC= 2.3 V to 2.7 V

V_CC= 3.0 V to 3.6 V

2.3

1.9

1.7

1.4

1.3

12.7

7.7

6.0

4.6

4.3

T_amb= 25 °C; C_L= 15 pF

t_pdpropagation delay

A, B to Y; see Fig. 7

V_CC= 0.8 V

23.8

6.7

4.8

4.0

3.3

3.1

V_CC= 1.1 V to 1.3 V

V_CC= 1.4 V to 1.6 V

V_CC= 1.65 V to 1.95 V

V_CC= 2.3 V to 2.7 V

V_CC= 3.0 V to 3.6 V

3.3

2.3

2.0

1.7

1.5

14.3

8.6

6.7

5.3

4.9

T_amb= 25 °C; C_L= 30 pF

t_pdpropagation delay

A, B to Y; see Fig. 7

V_CC= 0.8 V

34.1

9.0

6.3

5.3

4.4

4.2

V_CC= 1.1 V to 1.3 V

V_CC= 1.4 V to 1.6 V

V_CC= 1.65 V to 1.95 V

V_CC= 2.3 V to 2.7 V

V_CC= 3.0 V to 3.6 V

4.5

3.4

2.6

2.3

2.2

19.1

11.3

8.9

7.0

6.4

T_amb= 25 °C

C_PDpower dissipation

capacitance

f = 1 MHz; V_I= GND to V_CC

V_CC= 0.8 V

2.5

2.6

2.8

2.9

3.4

3.9

V_CC= 1.1 V to 1.3 V

V_CC= 1.4 V to 1.6 V

V_CC= 1.65 V to 1.95 V

V_CC= 2.3 V to 2.7 V

V_CC= 3.0 V to 3.6 V

[1] All typical values are measured at nominal V_CC

[2] t_pdis the same as t_PLHand t_PHL

[3] C_PDis used to determine the dynamic power dissipation (P_Din μW).

P_D= C_PD× V_CC²× f_i× N + Σ(C_L× V_CC²× f_o) where:

f_i= input frequency in MHz;

f_o= output frequency in MHz;

C_L= output load capacitance in pF;

V_CC= supply voltage in V;

N = number of inputs switching;

Σ(C_L× V_CC²× f_o) = sum of the outputs.

74AUP1G32_Q100

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 3 — 28 January 2019

7 / 14

1...4 5 678 9 10...14

下载PDF

与74AUP1G32GM-Q100相关器件

型号	品牌	描述	获取价格	数据表
74AUP1G32GN	NXP	Low-power 2-input OR-gate	获取价格
74AUP1G32GN	NEXPERIA	Low-power 2-input OR-gateProduction	获取价格
74AUP1G32GS	NXP	Low-power 2-input OR-gate	获取价格
74AUP1G32GS	NEXPERIA	Low-power 2-input OR-gateProduction	获取价格
74AUP1G32GS,132	NXP	74AUP1G32 - Low-power 2-input OR-gate	获取价格
74AUP1G32GW	NXP	Low-power 2-input OR gate	获取价格