Datasheet > 74AUP1G32GM-Q100

74AUP1G32GM-Q100

更新时间： 2024-02-23 02:19:23

品牌	Logo	应用领域
安世 - NEXPERIA		逻辑集成电路
页数	文件大小	规格书
14页	227K
描述
Low-power 2-input OR-gate

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

74AUP1G32GM-Q100 技术参数

是否Rohs认证：	符合	生命周期：	Active
Reach Compliance Code：	unknown	风险等级：	5.59
JESD-609代码：	e4	逻辑集成电路类型：	OR GATE
湿度敏感等级：	1	端子面层：	Nickel/Palladium/Gold (Ni/Pd/Au)
Base Number Matches：	1

74AUP1G32GM-Q100 数据手册

Nexperia

74AUP1G32-Q100

Low-power 2-input OR-gate

10. Static characteristics

Table 7. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol Parameter

T_amb= 25 °C

Conditions

Min

Typ

Max

Unit

V_IH

HIGH-level input

voltage

V_CC= 0.8 V

0.70 × V_CC

V_CC= 0.9 V to 1.95 V

V_CC= 2.3 V to 2.7 V

0.65 × V_CC

1.6

V_CC= 3.0 V to 3.6 V

2.0

V_IL

LOW-level input

voltage

V_CC= 0.8 V

0.30 × V_CC

0.35 × V_CC

0.7

V_CC= 0.9 V to 1.95 V

V_CC= 2.3 V to 2.7 V

V_CC= 3.0 V to 3.6 V

0.9

V_OH

HIGH-level output

voltage

V_I= V_IHor V_IL

I_O= -20 μA; V_CC= 0.8 V to 3.6 V

I_O= -1.1 mA; V_CC= 1.1 V

I_O= -1.7 mA; V_CC= 1.4 V

I_O= -1.9 mA; V_CC= 1.65 V

I_O= -2.3 mA; V_CC= 2.3 V

I_O= -3.1 mA; V_CC= 2.3 V

I_O= -2.7 mA; V_CC= 3.0 V

I_O= -4.0 mA; V_CC= 3.0 V

V_I= V_IHor V_IL

V_CC- 0.1

0.75 × V_CC

1.11

1.32

2.05

1.9

2.72

2.6

V_OL

LOW-level output

voltage

I_O= 20 μA; V_CC= 0.8 V to 3.6 V

I_O= 1.1 mA; V_CC= 1.1 V

I_O= 1.7 mA; V_CC= 1.4 V

I_O= 1.9 mA; V_CC= 1.65 V

I_O= 2.3 mA; V_CC= 2.3 V

I_O= 3.1 mA; V_CC= 2.3 V

I_O= 2.7 mA; V_CC= 3.0 V

I_O= 4.0 mA; V_CC= 3.0 V

0.1

0.3 × V_CC

0.31

0.44

0.31

0.44

I_I

input leakage current V_I= GND to 3.6 V; V_CC= 0 V to 3.6 V

±0.1

μA

I_OFF

power-off leakage

current

V_Ior V_O= 0 V to 3.6 V; V_CC= 0 V

±0.2

ΔI_OFF

I_CC

additional power-off

leakage current

V_Ior V_O= 0 V to 3.6 V;

V_CC= 0 V to 0.2 V

±0.2

0.5

μA

supply current

V_I= GND or V_CC; I_O= 0 A;

V_CC= 0.8 V to 3.6 V

ΔI_CC

additional supply

current

V_I= V_CC- 0.6 V; I_O= 0 A; V_CC= 3.3 V [1]

C_I

input capacitance

output capacitance

V_CC= 0 V to 3.6 V; V_I= GND or V_CC

V_O= GND; V_CC= 0 V

0.8

1.7

C_O

74AUP1G32_Q100

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 3 — 28 January 2019

4 / 14

1 2 345 6 7...14

下载PDF

与74AUP1G32GM-Q100相关器件

型号	品牌	描述	获取价格	数据表
74AUP1G32GN	NXP	Low-power 2-input OR-gate	获取价格
74AUP1G32GN	NEXPERIA	Low-power 2-input OR-gateProduction	获取价格
74AUP1G32GS	NXP	Low-power 2-input OR-gate	获取价格
74AUP1G32GS	NEXPERIA	Low-power 2-input OR-gateProduction	获取价格
74AUP1G32GS,132	NXP	74AUP1G32 - Low-power 2-input OR-gate	获取价格
74AUP1G32GW	NXP	Low-power 2-input OR gate	获取价格