5秒后页面跳转
74AUP1G3208GF PDF预览

74AUP1G3208GF

更新时间: 2024-01-06 21:08:52
品牌 Logo 应用领域
恩智浦 - NXP 栅极逻辑集成电路光电二极管
页数 文件大小 规格书
19页 71K
描述
Low-power 3-input OR-AND gate

74AUP1G3208GF 技术参数

生命周期:Active包装说明:HVBCC,
Reach Compliance Code:compliant风险等级:1.6
系列:AUP/ULP/VJESD-30 代码:R-PBCC-B6
长度:1 mm逻辑集成电路类型:OR-AND GATE
湿度敏感等级:1功能数量:1
输入次数:3端子数量:6
最高工作温度:125 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:HVBCC
封装形状:RECTANGULAR封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
峰值回流温度(摄氏度):260传播延迟(tpd):20.1 ns
座面最大高度:0.35 mm最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):0.8 V标称供电电压 (Vsup):1.1 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子形式:BUTT
端子位置:BOTTOM处于峰值回流温度下的最长时间:30
宽度:0.8 mmBase Number Matches:1

74AUP1G3208GF 数据手册

 浏览型号74AUP1G3208GF的Datasheet PDF文件第4页浏览型号74AUP1G3208GF的Datasheet PDF文件第5页浏览型号74AUP1G3208GF的Datasheet PDF文件第6页浏览型号74AUP1G3208GF的Datasheet PDF文件第8页浏览型号74AUP1G3208GF的Datasheet PDF文件第9页浏览型号74AUP1G3208GF的Datasheet PDF文件第10页 
74AUP1G3208  
Philips Semiconductors  
Low-power 3-input OR-AND gate  
Table 9:  
Static characteristics …continued  
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).  
Symbol Parameter  
Conditions  
Min  
Typ  
Max  
Unit  
VOL  
LOW-state output voltage  
VI = VIH or VIL  
IO = 20 µA; VCC = 0.8 V to 3.6 V  
IO = 1.1 mA; VCC = 1.1 V  
IO = 1.7 mA; VCC = 1.4 V  
IO = 1.9 mA; VCC = 1.65 V  
IO = 2.3 mA; VCC = 2.3 V  
IO = 3.1 mA; VCC = 2.3 V  
IO = 2.7 mA; VCC = 3.0 V  
IO = 4.0 mA; VCC = 3.0 V  
VI = GND to 3.6 V; VCC = 0 V to 3.6 V  
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
0.1  
V
0.3 × VCC  
0.31  
0.31  
0.31  
0.44  
0.31  
0.44  
±0.1  
±0.2  
±0.2  
V
V
V
V
V
V
V
II  
input leakage current  
µA  
µA  
µA  
IOFF  
IOFF  
power-off leakage current VI or VO = 0 V to 3.6 V; VCC = 0 V  
additional power-off  
leakage current  
VI or VO = 0 V to 3.6 V;  
CC = 0 V to 0.2 V  
V
ICC  
quiescent supply current  
VI = GND or VCC; IO = 0 A;  
CC = 0.8 V to 3.6 V  
-
-
-
-
0.5  
40  
µA  
µA  
V
[1]  
ICC  
additional quiescent supply VI = VCC 0.6 V; IO = 0 A;  
current  
VCC = 3.3 V  
CI  
input capacitance  
output capacitance  
VCC = 0 V to 3.6 V; VI = GND or VCC  
VO = GND; VCC = 0 V  
-
-
1.0  
1.8  
-
-
pF  
pF  
CO  
Tamb = 40 °C to +85 °C  
VIH HIGH-state input voltage  
VCC = 0.8 V  
0.70 × VCC  
-
-
-
-
-
-
-
-
-
V
V
V
V
V
V
V
V
VCC = 0.9 V to 1.95 V  
VCC = 2.3 V to 2.7 V  
VCC = 3.0 V to 3.6 V  
VCC = 0.8 V  
0.65 × VCC  
-
1.6  
-
2.0  
-
VIL  
LOW-state input voltage  
-
-
-
-
0.30 × VCC  
0.35 × VCC  
0.7  
VCC = 0.9 V to 1.95 V  
VCC = 2.3 V to 2.7 V  
VCC = 3.0 V to 3.6 V  
0.9  
VOH  
HIGH-state output voltage VI = VIH or VIL  
IO = 20 µA; VCC = 0.8 V to 3.6 V  
V
CC 0.1  
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
V
V
V
V
V
V
V
V
IO = 1.1 mA; VCC = 1.1 V  
IO = 1.7 mA; VCC = 1.4 V  
IO = 1.9 mA; VCC = 1.65 V  
IO = 2.3 mA; VCC = 2.3 V  
IO = 3.1 mA; VCC = 2.3 V  
IO = 2.7 mA; VCC = 3.0 V  
IO = 4.0 mA; VCC = 3.0 V  
0.7 × VCC  
1.03  
1.30  
1.97  
1.85  
2.67  
2.55  
74AUP1G3208_1  
© Koninklijke Philips Electronics N.V. 2006. All rights reserved.  
Preliminary data sheet  
Rev. 01.00 — 17 January 2006  
7 of 19  

与74AUP1G3208GF相关器件

型号 品牌 描述 获取价格 数据表
74AUP1G3208GF,132 NXP 74AUP1G3208 - Low-power 3-input OR-AND gate SON 6-Pin

获取价格

74AUP1G3208GF/S500,132 NXP OR-AND Gate, AUP/ULP/V Series, 1-Func, 3-Input, CMOS, PDSO6

获取价格

74AUP1G3208GM NXP Low-power 3-input OR-AND gate

获取价格

74AUP1G3208GM NEXPERIA Low-power 3-input OR-AND gateProduction

获取价格

74AUP1G3208GM,132 NXP 74AUP1G3208 - Low-power 3-input OR-AND gate SON 6-Pin

获取价格

74AUP1G3208GN NXP Low-power 3-input OR-AND gate

获取价格