5秒后页面跳转
74AUP1G0832GM PDF预览

74AUP1G0832GM

更新时间: 2024-02-08 00:52:40
品牌 Logo 应用领域
安世 - NEXPERIA 光电二极管逻辑集成电路
页数 文件大小 规格书
16页 258K
描述
Low-power 3-input AND-OR gateProduction

74AUP1G0832GM 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Transferred零件包装代码:SON
包装说明:1 X 1.45 MM, 0.50 MM HEIGHT, 0.50 MM PITCH, PLASTIC, MO-252, SOT-886, SON-6针数:6
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.38Is Samacsys:N
系列:AUP/ULP/VJESD-30 代码:R-PDSO-N6
JESD-609代码:e3长度:1.45 mm
负载电容(CL):30 pF逻辑集成电路类型:AND-OR GATE
最大I(ol):0.0017 A湿度敏感等级:1
功能数量:1输入次数:3
端子数量:6最高工作温度:125 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:VSON封装等效代码:SOLCC6,.04,20
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, VERY THIN PROFILE
包装方法:TAPE AND REEL峰值回流温度(摄氏度):260
电源:1.2/3.3 VProp。Delay @ Nom-Sup:21.8 ns
传播延迟(tpd):21.8 ns认证状态:Not Qualified
施密特触发器:NO座面最大高度:0.5 mm
子类别:Gates最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):0.8 V标称供电电压 (Vsup):1.1 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Tin (Sn)
端子形式:NO LEAD端子节距:0.5 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:1 mmBase Number Matches:1

74AUP1G0832GM 数据手册

 浏览型号74AUP1G0832GM的Datasheet PDF文件第2页浏览型号74AUP1G0832GM的Datasheet PDF文件第3页浏览型号74AUP1G0832GM的Datasheet PDF文件第4页浏览型号74AUP1G0832GM的Datasheet PDF文件第6页浏览型号74AUP1G0832GM的Datasheet PDF文件第7页浏览型号74AUP1G0832GM的Datasheet PDF文件第8页 
Nexperia  
74AUP1G0832  
Low-power 3-input AND-OR gate  
Symbol Parameter  
Conditions  
Min  
Typ  
Max  
Unit  
VOH  
HIGH-level output voltage VI = VIH or VIL  
IO = -20 μA; VCC = 0.8 V to 3.6 V  
VCC - 0.1  
0.75 × VCC  
1.11  
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
V
V
V
V
V
V
V
V
IO = -1.1 mA; VCC = 1.1 V  
IO = -1.7 mA; VCC = 1.4 V  
IO = -1.9 mA; VCC = 1.65 V  
IO = -2.3 mA; VCC = 2.3 V  
IO = -3.1 mA; VCC = 2.3 V  
IO = -2.7 mA; VCC = 3.0 V  
IO = -4.0 mA; VCC = 3.0 V  
1.32  
2.05  
1.9  
2.72  
2.6  
VOL  
LOW-level output voltage VI = VIH or VIL  
IO = 20 μA; VCC = 0.8 V to 3.6 V  
IO = 1.1 mA; VCC = 1.1 V  
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
0.1  
0.3 × VCC  
0.31  
V
V
IO = 1.7 mA; VCC = 1.4 V  
V
IO = 1.9 mA; VCC = 1.65 V  
IO = 2.3 mA; VCC = 2.3 V  
0.31  
V
0.31  
V
IO = 3.1 mA; VCC = 2.3 V  
0.44  
V
IO = 2.7 mA; VCC = 3.0 V  
0.31  
V
IO = 4.0 mA; VCC = 3.0 V  
0.44  
V
II  
input leakage current  
VI = GND to 3.6 V; VCC = 0 V to 3.6 V  
±0.1  
μA  
μA  
μA  
IOFF  
ΔIOFF  
power-off leakage current VI or VO = 0 V to 3.6 V; VCC = 0 V  
±0.2  
additional power-off  
leakage current  
VI or VO = 0 V to 3.6 V; VCC = 0 V to 0.2 V  
±0.2  
ICC  
supply current  
VI = GND or VCC; IO = 0 A;  
VCC = 0.8 V to 3.6 V  
-
-
0.5  
μA  
ΔICC  
CI  
additional supply current  
input capacitance  
VI = VCC - 0.6 V; IO = 0 A; VCC = 3.3 V  
VCC = 0 V to 3.6 V; VI = GND or VCC  
VO = GND; VCC = 0 V  
[1]  
-
-
-
-
40  
-
μA  
pF  
pF  
0.8  
1.7  
CO  
output capacitance  
-
Tamb = -40 °C to +85 °C  
VIH HIGH-level input voltage  
VCC = 0.8 V  
0.70 × VCC  
-
-
-
-
-
-
-
-
-
V
V
V
V
V
V
V
V
VCC = 0.9 V to 1.95 V  
VCC = 2.3 V to 2.7 V  
VCC = 3.0 V to 3.6 V  
VCC = 0.8 V  
0.65 × VCC  
-
1.6  
-
2.0  
-
VIL  
LOW-level input voltage  
-
-
-
-
0.30 × VCC  
0.35 × VCC  
0.7  
VCC = 0.9 V to 1.95 V  
VCC = 2.3 V to 2.7 V  
VCC = 3.0 V to 3.6 V  
0.9  
©
74AUP1G0832  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2023. All rights reserved  
Product data sheet  
Rev. 7 — 13 July 2023  
5 / 16  

与74AUP1G0832GM相关器件

型号 品牌 描述 获取价格 数据表
74AUP1G0832GM,132 NXP 74AUP1G0832 - Low-power 3-input AND-OR gate SON 6-Pin

获取价格

74AUP1G0832GN NEXPERIA Low-power 3-input AND-OR gateProduction

获取价格

74AUP1G0832GS NXP AUP/ULP/V SERIES, 3-INPUT AND-OR GATE, PDSO6, 1 X 1 MM, 0.35 MM HEIGHT, 0.35 MM PITCH, SOT

获取价格

74AUP1G0832GS NEXPERIA Low-power 3-input AND-OR gateProduction

获取价格

74AUP1G0832GS,132 NXP 74AUP1G0832 - Low-power 3-input AND-OR gate

获取价格

74AUP1G0832GW NXP Low-power 3-input AND-OR gate

获取价格