5秒后页面跳转
74AUP1G0832GM PDF预览

74AUP1G0832GM

更新时间: 2024-01-20 09:55:04
品牌 Logo 应用领域
安世 - NEXPERIA 光电二极管逻辑集成电路
页数 文件大小 规格书
16页 258K
描述
Low-power 3-input AND-OR gateProduction

74AUP1G0832GM 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Transferred零件包装代码:SON
包装说明:1 X 1.45 MM, 0.50 MM HEIGHT, 0.50 MM PITCH, PLASTIC, MO-252, SOT-886, SON-6针数:6
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.38Is Samacsys:N
系列:AUP/ULP/VJESD-30 代码:R-PDSO-N6
JESD-609代码:e3长度:1.45 mm
负载电容(CL):30 pF逻辑集成电路类型:AND-OR GATE
最大I(ol):0.0017 A湿度敏感等级:1
功能数量:1输入次数:3
端子数量:6最高工作温度:125 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:VSON封装等效代码:SOLCC6,.04,20
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, VERY THIN PROFILE
包装方法:TAPE AND REEL峰值回流温度(摄氏度):260
电源:1.2/3.3 VProp。Delay @ Nom-Sup:21.8 ns
传播延迟(tpd):21.8 ns认证状态:Not Qualified
施密特触发器:NO座面最大高度:0.5 mm
子类别:Gates最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):0.8 V标称供电电压 (Vsup):1.1 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Tin (Sn)
端子形式:NO LEAD端子节距:0.5 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:1 mmBase Number Matches:1

74AUP1G0832GM 数据手册

 浏览型号74AUP1G0832GM的Datasheet PDF文件第10页浏览型号74AUP1G0832GM的Datasheet PDF文件第11页浏览型号74AUP1G0832GM的Datasheet PDF文件第12页浏览型号74AUP1G0832GM的Datasheet PDF文件第13页浏览型号74AUP1G0832GM的Datasheet PDF文件第14页浏览型号74AUP1G0832GM的Datasheet PDF文件第15页 
Nexperia  
74AUP1G0832  
Low-power 3-input AND-OR gate  
Contents  
1. General description......................................................1  
2. Features and benefits.................................................. 1  
3. Ordering information....................................................1  
4. Marking..........................................................................2  
5. Functional diagram.......................................................2  
6. Pinning information......................................................2  
6.1. Pinning.........................................................................2  
6.2. Pin description.............................................................2  
7. Functional description................................................. 3  
7.1. Logic configurations.....................................................3  
8. Limiting values............................................................. 4  
9. Recommended operating conditions..........................4  
10. Static characteristics..................................................4  
11. Dynamic characteristics.............................................7  
11.1. Waveforms and test circuit........................................ 9  
12. Package outline........................................................ 10  
13. Abbreviations............................................................14  
14. Revision history........................................................14  
15. Legal information......................................................15  
© Nexperia B.V. 2023. All rights reserved  
For more information, please visit: http://www.nexperia.com  
For sales office addresses, please send an email to: salesaddresses@nexperia.com  
Date of release: 13 July 2023  
©
74AUP1G0832  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2023. All rights reserved  
Product data sheet  
Rev. 7 — 13 July 2023  
16 / 16  

与74AUP1G0832GM相关器件

型号 品牌 描述 获取价格 数据表
74AUP1G0832GM,132 NXP 74AUP1G0832 - Low-power 3-input AND-OR gate SON 6-Pin

获取价格

74AUP1G0832GN NEXPERIA Low-power 3-input AND-OR gateProduction

获取价格

74AUP1G0832GS NXP AUP/ULP/V SERIES, 3-INPUT AND-OR GATE, PDSO6, 1 X 1 MM, 0.35 MM HEIGHT, 0.35 MM PITCH, SOT

获取价格

74AUP1G0832GS NEXPERIA Low-power 3-input AND-OR gateProduction

获取价格

74AUP1G0832GS,132 NXP 74AUP1G0832 - Low-power 3-input AND-OR gate

获取价格

74AUP1G0832GW NXP Low-power 3-input AND-OR gate

获取价格