5秒后页面跳转
74ALVT16827DL,512 PDF预览

74ALVT16827DL,512

更新时间: 2024-11-04 14:50:51
品牌 Logo 应用领域
恩智浦 - NXP /
页数 文件大小 规格书
16页 83K
描述
74ALVT16827 - 20-bit buffer/line driver; non-inverting; 3-state SSOP 56-Pin

74ALVT16827DL,512 技术参数

是否Rohs认证: 符合生命周期:Transferred
零件包装代码:SSOP包装说明:SSOP, SSOP56,.4
针数:56Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.19
其他特性:ALSO OPERATES AT 3.3V控制类型:ENABLE LOW
系列:ALVTJESD-30 代码:R-PDSO-G56
JESD-609代码:e4长度:18.425 mm
负载电容(CL):50 pF逻辑集成电路类型:BUS DRIVER
最大I(ol):0.064 A湿度敏感等级:2
位数:10功能数量:2
端口数量:2端子数量:56
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:SSOP
封装等效代码:SSOP56,.4封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, SHRINK PITCH峰值回流温度(摄氏度):260
电源:2.5/3.3 V最大电源电流(ICC):5 mA
Prop。Delay @ Nom-Sup:3.5 ns传播延迟(tpd):3 ns
认证状态:Not Qualified座面最大高度:2.8 mm
子类别:Bus Driver/Transceivers最大供电电压 (Vsup):2.7 V
最小供电电压 (Vsup):2.3 V标称供电电压 (Vsup):2.5 V
表面贴装:YES技术:BICMOS
温度等级:INDUSTRIAL端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:0.635 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:7.5 mmBase Number Matches:1

74ALVT16827DL,512 数据手册

 浏览型号74ALVT16827DL,512的Datasheet PDF文件第2页浏览型号74ALVT16827DL,512的Datasheet PDF文件第3页浏览型号74ALVT16827DL,512的Datasheet PDF文件第4页浏览型号74ALVT16827DL,512的Datasheet PDF文件第5页浏览型号74ALVT16827DL,512的Datasheet PDF文件第6页浏览型号74ALVT16827DL,512的Datasheet PDF文件第7页 
74ALVT16827  
20-bit buffer/line driver; non-inverting; 3-state  
Rev. 03 — 2 June 2005  
Product data sheet  
1. General description  
The 74ALVT16827 high-performance BiCMOS device combines low static and dynamic  
power dissipation with high speed and high output drive. It is designed for VCC operation  
at 2.5 V or 3.3 V with I/O compatibility to 5 V.  
The 74ALVT16827 20-bit buffers provide high performance bus interface buffering for wide  
data/address paths or buses carrying parity. They have NOR Output Enables (nOE1 and  
nOE2) for maximum control flexibility.  
2. Features  
Multiple VCC and GND pins minimize switching noise  
5 V I/O compatible  
Live insertion and extraction permitted  
3-state output buffers  
Power-up 3-state  
Output capability: +64 mA and 32 mA  
Latch-up protection:  
JESD 78 exceeds 500 mA  
ElectroStatic Discharge (ESD) protection:  
MIL STD 883 Method 3015: exceeds 2000 V  
Machine model: exceeds 200 V  
Bus hold data inputs eliminate need for external pull-up resistors to hold unused inputs  
3. Quick reference data  
Table 1:  
Quick reference data  
GND = 0 V; Tamb = 25 °C.  
Symbol Parameter  
Conditions  
Min  
1.0  
0.7  
1.0  
0.8  
-
Typ  
2.0  
1.5  
2.0  
1.6  
3
Max  
2.9  
2.2  
3.0  
2.3  
-
Unit  
ns  
tPLH  
tPHL  
CI  
propagation delay nAx CL = 50 pF; VCC = 2.5 V  
to nYx  
CL = 50 pF; VCC = 3.3 V  
ns  
propagation delay nAx CL = 50 pF; VCC = 2.5 V  
to nYx  
ns  
CL = 50 pF; VCC = 3.3 V  
ns  
input capacitance on VI = 0 V or VCC  
DIR, OE  
pF  
 
 
 

与74ALVT16827DL,512相关器件

型号 品牌 获取价格 描述 数据表
74ALVT16827DL,518 NXP

获取价格

74ALVT16827 - 20-bit buffer/line driver; non-inverting; 3-state SSOP 56-Pin
74ALVT16827DL-T NXP

获取价格

IC ALVT SERIES, DUAL 10-BIT DRIVER, TRUE OUTPUT, PDSO56, 7.50 MM, PLASTIC, MO-118, SOT-371
74ALVT16841 NXP

获取价格

2.5V/3.3V ALVT 20-bit bus interface latch 3-State
74ALVT16841DGG NXP

获取价格

2.5V/3.3V ALVT 20-bit bus interface latch 3-State
74ALVT16841DGG-T NXP

获取价格

IC ALVT SERIES, DUAL 10-BIT DRIVER, TRUE OUTPUT, PDSO56, Bus Driver/Transceiver
74ALVT16841DG-T NXP

获取价格

IC ALVT SERIES, DUAL 10-BIT DRIVER, TRUE OUTPUT, PDSO56, Bus Driver/Transceiver
74ALVT16841DL NXP

获取价格

2.5V/3.3V ALVT 20-bit bus interface latch 3-State
74ALVT16841DL-T NXP

获取价格

IC ALVT SERIES, DUAL 10-BIT DRIVER, TRUE OUTPUT, PDSO56, Bus Driver/Transceiver
74ALVT16899 NXP

获取价格

2.5V/3.3V 18-bit latched transceiver with 16-bit parity generator/checker 3-State
74ALVT16899DGG NXP

获取价格

2.5V/3.3V 18-bit latched transceiver with 16-bit parity generator/checker 3-State