74ALVT16601DGGY

更新时间： 2024-11-13 13:04:55

品牌	Logo	应用领域
恩智浦 - NXP		总线收发器
页数	文件大小	规格书
20页	114K
描述
暂无描述

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74ALVT16601DGGY 数据手册

74ALVT16601

18-bit universal bus transceiver; 3-state

Rev. 03 — 5 July 2005

Product data sheet

1. General description

The 74ALVT16601 is a high-performance Bipolar Complementary Metal Oxide

Semiconductor (BiCMOS) product designed for V_CCoperation at 2.5 V and 3.3 V with I/O

compatibility up to 5 V. This device is an 18-bit universal transceiver featuring

non-inverting 3-state bus compatible outputs in both send and receive directions. Data

ﬂow in each direction is controlled by output enable (OEAB and OEBA), latch enable

(LEAB and LEBA), and clock (CPAB and CPBA) inputs. For A-to-B data ﬂow, the device

operates in the transparent mode when LEAB is HIGH. When LEAB is LOW, the A-bus

data is latched if CPAB is held at a HIGH or LOW level. If LEAB is LOW, the A-bus data is

stored in the latch/ﬂip-ﬂop on the LOW-to-HIGH transition of CPAB. When OEAB is LOW,

the outputs are active. When OEAB is HIGH, the outputs are in the high-impedance state.

The clocks can be controlled with the clock enable inputs (CEAB and CEBA).

Data ﬂow for B-to-A is similar to that of A-to-B but uses OEBA, LEBA and CPBA.

Active bus hold circuitry is provided to hold unused or ﬂoating data inputs at a valid logic

level.

2. Features

■ 18-bit bidirectional bus interface

■ 5 V I/O compatible

■ 3-state buffers

■ Output capability: +64 mA and −32 mA

■ TTL input and output switching levels

■ Input and output interface capability to systems at 5 V supply

■ Bus hold data inputs eliminate the need for external pull-up resistors to hold unused

inputs

■ Live insertion and extraction permitted

■ Power-up reset

■ Power-up 3-state

■ No bus current loading when output is tied to 5 V bus

■ Positive-edge triggered clock inputs

■ Latch-up protection:

◆ JESD78: exceeds 500 mA

■ ESD protection:

◆ MIL STD 883, method 3015: exceeds 2000 V

◆ Machine model: exceeds 200 V

12 3 4 5 6 7...20

中文翻译

下载PDF

与74ALVT16601DGGY相关器件

型号	品牌	获取价格	描述	数据表
74ALVT16601DL	NXP	获取价格	18-bit universal bus transceiver 3-State
74ALVT16601DL,112	NXP	获取价格	74ALVT16601 - 18-bit universal bus transceiver; 3-state SSOP 56-Pin
74ALVT16601DL-T	ETC	获取价格	18-Bit Bus Transceiver
74ALVT16646	NXP	获取价格	2.5V/3.3V 16-bus transceiver 3-State
74ALVT16646DGG	NXP	获取价格	2.5V/3.3V 16-bus transceiver 3-State
74ALVT16646DGG-T	NXP	获取价格	IC ALVT SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, Bus Driver/Transce
74ALVT16646DL	NXP	获取价格	IC ALVT SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, Bus Driver/Transce
74ALVT16646DL,512	NXP	获取价格	IC ALVT SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, Bus Driver/Transce
74ALVT16646DL,518	NXP	获取价格	IC ALVT SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, Bus Driver/Transce
74ALVT16646DL-T	NXP	获取价格	IC ALVT SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, Bus Driver/Transce

与74ALVT16601DGGY相关文章

国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

25
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

10
AMD宣布全球裁员约1000人，调整战略聚焦增长
2024-11-14

11
英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

32

产品中心

服务支持

精选活动

关于我们

帮助中心

74ALVT16601DGGY

74ALVT16601DGGY 数据手册

与74ALVT16601DGGY相关器件

与74ALVT16601DGGY相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

74ALVT16601DGGY

74ALVT16601DGGY 数据手册

与74ALVT16601DGGY相关器件

与74ALVT16601DGGY相关文章

您还可以找

您在本页遇到什么问题？