5秒后页面跳转
74ALVC162334ADGG:1 PDF预览

74ALVC162334ADGG:1

更新时间: 2024-10-02 14:40:15
品牌 Logo 应用领域
恩智浦 - NXP /
页数 文件大小 规格书
19页 105K
描述
74ALVC162334A - 16-bit registered driver with inverted register enable and 30 Ohm termination resistors (3-state) TSSOP 48-Pin

74ALVC162334ADGG:1 技术参数

Source Url Status Check Date:2013-06-14 00:00:00生命周期:Transferred
零件包装代码:TSSOP包装说明:6.10 MM, PLASTIC, MO-153, SOT-362-1, TSSOP-48
针数:48Reach Compliance Code:unknown
风险等级:5.7Base Number Matches:1

74ALVC162334ADGG:1 数据手册

 浏览型号74ALVC162334ADGG:1的Datasheet PDF文件第2页浏览型号74ALVC162334ADGG:1的Datasheet PDF文件第3页浏览型号74ALVC162334ADGG:1的Datasheet PDF文件第4页浏览型号74ALVC162334ADGG:1的Datasheet PDF文件第5页浏览型号74ALVC162334ADGG:1的Datasheet PDF文件第6页浏览型号74ALVC162334ADGG:1的Datasheet PDF文件第7页 
74ALVC162334A  
16-bit registered driver with inverted register enable and 30  
termination resistors (3-state)  
Rev. 03 — 13 December 2006  
Product data sheet  
1. General description  
The 74ALVC162334A is a 16-bit universal bus driver. Data flow is controlled by  
active LOW output enable (OE), active LOW latch enable (LE), and clock input (CP).  
When LE is LOW, the A to Y data flow is transparent. When LE is HIGH and CP is held at  
LOW or HIGH, the data is latched; on the LOW to HIGH transient of CP, the A data is  
stored in the latch/flip-flop.  
The 74ALVC162334A is designed with 30 series resistors in both HIGH or LOW output  
stages.  
When OE is LOW, the outputs are active. When OE is HIGH, the outputs go to the  
high-impedance OFF-state. Operation of the OE input does not affect the state of the  
latch/flip-flop.  
To ensure the high-impedance state during power-up or power-down, OE should be tied to  
VCC through a pull-up resistor; the minimum value of the resistor is determined by the  
current-sinking capability of the driver.  
2. Features  
I Wide supply voltage range of 1.2 V to 3.6 V  
I Complies with JEDEC standard 8-1A  
I CMOS low power consumption  
I Direct interface with TTL levels  
I Current drive: ±24 mA at 3.0 V  
I MULTIBYTE flow-through standard pinout architecture  
I Low inductance multiple VCC and GND pins for minimum noise and ground bounce  
I Output drive capability 50 transmission lines at 85 °C  
I Integrated 30 termination resistors  
I Input diodes to accommodate strong drivers  
 
 

与74ALVC162334ADGG:1相关器件

型号 品牌 获取价格 描述 数据表
74ALVC162334ADGG:5 NXP

获取价格

暂无描述
74ALVC162334ADGG-T NXP

获取价格

暂无描述
74ALVC162334DGGRE4 TI

获取价格

16-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS
74ALVC162334DGGRG4 TI

获取价格

16-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS
74ALVC162334DGVRE4 TI

获取价格

16-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS
74ALVC162334DGVRG4 TI

获取价格

16-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS
74ALVC162334DLG4 TI

获取价格

16-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS
74ALVC162334DLRG4 TI

获取价格

16-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS
74ALVC162334PAG IDT

获取价格

3.3V CMOS 16-BIT UNIVERSAL BUS DRIVER
74ALVC162334PAG8 IDT

获取价格

3.3V CMOS 16-BIT UNIVERSAL BUS DRIVER