Datasheet > 74AHCT157BQ,115

74AHCT157BQ,115

更新时间： 2024-02-02 04:50:14

品牌	Logo	应用领域
恩智浦 - NXP		PC 逻辑集成电路
页数	文件大小	规格书
16页	86K
描述
74AHC(T)157 - Quad 2-input multiplexer QFN 16-Pin

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

74AHCT157BQ,115 技术参数

是否Rohs认证：	符合	生命周期：	Transferred
零件包装代码：	QFN	包装说明：	2.50 X 3.50 MM, 0.85 MM HEIGHT, MO-241, SOT763-1, DHVQFN-16
针数：	16	Reach Compliance Code：	compliant
风险等级：	8.57	Base Number Matches：	1

74AHCT157BQ,115 数据手册

74AHC157; 74AHCT157

Quad 2-input multiplexer

Rev. 02 — 9 November 2007

Product data sheet

1. General description

The 74AHC/AHCT157 are high-speed Si-gate CMOS devices and are pin compatible with

Low Power Schottky TTL (LSTTL). They are speciﬁed in compliance with JEDEC

standard no. 7A.

The 74AHC/AHCT157 are quad 2-input multiplexer which select 4 bits of data from two

sources under the control of a common data select input (S). The enable input (E) is

active LOW. When E is HIGH, all of the outputs (1Y to 4Y) are forced LOW regardless of

all other input conditions.

Moving the data from two groups of registers to four common output buses is a common

use of the 74AHC/AHCT157. The state of the common data select input (S) determines

the particular register from which the data comes. It can also be used as function

generator. The device is useful for implementing highly irregular logic by generating any

four of the 16 different functions of two variables with one variable common. The

74AHC/AHCT157 is logic implementation of a 4-pole, 2-position switch, where the

position of the switch is determine by the logic levels applied to S.

The logic equations are:

1Y = E × (1I1 × S + 1I0 × S)

2Y = E × (2I1 × S + 2I0 × S)

3Y = E × (3I1 × S + 3I0 × S)

4Y = E × (4I1 × S + 4I0 × S)

The 74AHC/AHCT157 is identical to the 74AHC/AHCT158 but has non-inverting (true)

outputs.

2. Features

■ Balanced propagation delays

■ All inputs have a Schmitt-trigger action

■ Inputs accepts voltages higher than V_CC

■ Multiple input enable for easy expansion

■ Ideal for memory chip select decoding

■ For 74AHC157 only: operates with CMOS input levels

■ For 74AHCT157 only: operates with TTL input levels

■ ESD protection:

◆ HBM JESD22-A114E exceeds 2000 V

◆ MM JESD22-A115-A exceeds 200 V

◆ CDM JESD22-C101C exceeds 1000 V

12 3 4 5 6 7...16

中文翻译

下载PDF

与74AHCT157BQ,115相关器件

型号	品牌	获取价格	描述	数据表
74AHCT157BQ-Q100	NEXPERIA	获取价格	Automotive product qualification in accordance with AEC-Q100
74AHCT157D	NXP	获取价格	Quad 2-input multiplexer
74AHCT157D	NEXPERIA	获取价格	Quad 2-input multiplexerProduction
74AHCT157D,112	NXP	获取价格	74AHC(T)157 - Quad 2-input multiplexer SOP 16-Pin
74AHCT157D-Q100	NEXPERIA	获取价格	Automotive product qualification in accordance with AEC-Q100
74AHCT157D-T	NXP	获取价格	暂无描述
74AHCT157PW	NXP	获取价格	Quad 2-input multiplexer
74AHCT157PW	NEXPERIA	获取价格	Quad 2-input multiplexerProduction
74AHCT157PW,112	NXP	获取价格	74AHC(T)157 - Quad 2-input multiplexer TSSOP 16-Pin
74AHCT157PW/T3	NXP	获取价格	IC AHCT/VHCT/VT SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDSO16, 4.40 MM, P

与74AHCT157BQ,115相关文章

BSS138LT3G：一款高效能N沟道MOSFET的全面解析
2024-07-04

3
解读EGP10B二极管资料手册：产品特性、参数分析
2024-07-04

3
RT9164AGG手册资料详解：引脚信息、设计指南
2024-07-04

3
2SA1037KPT资料详解：产品特性、电气参数、设计指南
2024-07-04

3

产品中心

服务支持

精选活动

关于我们

帮助中心

74AHCT157BQ,115

74AHCT157BQ,115 技术参数

74AHCT157BQ,115 数据手册

与74AHCT157BQ,115相关器件

与74AHCT157BQ,115相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

74AHCT157BQ,115

74AHCT157BQ,115 技术参数

74AHCT157BQ,115 数据手册

与74AHCT157BQ,115相关器件

与74AHCT157BQ,115相关文章

您还可以找

您在本页遇到什么问题？