5秒后页面跳转
74AHC157BQ PDF预览

74AHC157BQ

更新时间: 2024-11-30 11:12:15
品牌 Logo 应用领域
安世 - NEXPERIA 逻辑集成电路
页数 文件大小 规格书
15页 260K
描述
Quad 2-input multiplexerProduction

74AHC157BQ 数据手册

 浏览型号74AHC157BQ的Datasheet PDF文件第2页浏览型号74AHC157BQ的Datasheet PDF文件第3页浏览型号74AHC157BQ的Datasheet PDF文件第4页浏览型号74AHC157BQ的Datasheet PDF文件第5页浏览型号74AHC157BQ的Datasheet PDF文件第6页浏览型号74AHC157BQ的Datasheet PDF文件第7页 
74AHC157; 74AHCT157  
Quad 2-input multiplexer  
Rev. 3 — 10 September 2020  
Product data sheet  
1. General description  
The 74AHC/AHCT157 are high-speed Si-gate CMOS devices and are pin compatible with Low  
Power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.  
The 74AHC/AHCT157 are quad 2-input multiplexer which select 4 bits of data from two sources  
under the control of a common data select input (S). The enable input (E) is active LOW. When E is  
HIGH, all of the outputs (1Y to 4Y) are forced LOW regardless of all other input conditions.  
Moving the data from two groups of registers to four common output buses is a common use of  
the 74AHC/AHCT157. The state of the common data select input (S) determines the particular  
register from which the data comes. It can also be used as function generator. The device is useful  
for implementing highly irregular logic by generating any four of the 16 different functions of two  
variables with one variable common. The 74AHC/AHCT157 is logic implementation of a 4-pole,  
2-position switch, where the position of the switch is determine by the logic levels applied to S.  
The logic equations are:  
1Y = E × (1I1 × S + 1I0 × S)  
2Y = E × (2I1 × S + 2I0 × S)  
3Y = E × (3I1 × S + 3I0 × S)  
4Y = E × (4I1 × S + 4I0 × S)  
2. Features  
Balanced propagation delays  
All inputs have a Schmitt-trigger action  
Inputs accepts voltages higher than VCC  
Multiple input enable for easy expansion  
Ideal for memory chip select decoding  
For 74AHC157 only: operates with CMOS input levels  
For 74AHCT157 only: operates with TTL input levels  
ESD protection:  
HBM JESD22-A114E exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
CDM JESD22-C101C exceeds 1000 V  
Multiple package options  
Specified from -40 °C to +85 °C and from -40 °C to +125 °C  
 
 

与74AHC157BQ相关器件

型号 品牌 获取价格 描述 数据表
74AHC157BQ,115 NXP

获取价格

74AHC(T)157 - Quad 2-input multiplexer QFN 16-Pin
74AHC157BQ-Q100 NEXPERIA

获取价格

Automotive product qualification in accordance with AEC-Q100
74AHC157D NXP

获取价格

Quad 2-input multiplexer
74AHC157D NEXPERIA

获取价格

Quad 2-input multiplexerProduction
74AHC157D-Q100 NEXPERIA

获取价格

Automotive product qualification in accordance with AEC-Q100
74AHC157D-T NXP

获取价格

暂无描述
74AHC157PW NXP

获取价格

Quad 2-input multiplexer
74AHC157PW NEXPERIA

获取价格

Quad 2-input multiplexerProduction
74AHC157PW,118 NXP

获取价格

74AHC(T)157 - Quad 2-input multiplexer TSSOP 16-Pin
74AHC157PWDH NXP

获取价格

Quad 2-input multiplexer