5秒后页面跳转
74AHC132D,112 PDF预览

74AHC132D,112

更新时间: 2024-11-25 14:47:31
品牌 Logo 应用领域
恩智浦 - NXP 光电二极管逻辑集成电路
页数 文件大小 规格书
17页 114K
描述
74AHC(T)132 - Quad 2-input NAND Schmitt trigger SOIC 14-Pin

74AHC132D,112 技术参数

是否Rohs认证: 符合生命周期:Transferred
零件包装代码:SOIC包装说明:SOP, SOP14,.25
针数:14Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.21
系列:AHC/VHC/H/U/VJESD-30 代码:R-PDSO-G14
JESD-609代码:e4长度:8.65 mm
负载电容(CL):50 pF逻辑集成电路类型:NAND GATE
最大I(ol):0.008 A湿度敏感等级:1
功能数量:4输入次数:2
端子数量:14最高工作温度:125 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP14,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
包装方法:TUBE峰值回流温度(摄氏度):260
电源:2/5.5 VProp。Delay @ Nom-Sup:12.5 ns
传播延迟(tpd):19.5 ns认证状态:Not Qualified
施密特触发器:YES座面最大高度:1.75 mm
子类别:Gates最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:3.9 mmBase Number Matches:1

74AHC132D,112 数据手册

 浏览型号74AHC132D,112的Datasheet PDF文件第2页浏览型号74AHC132D,112的Datasheet PDF文件第3页浏览型号74AHC132D,112的Datasheet PDF文件第4页浏览型号74AHC132D,112的Datasheet PDF文件第5页浏览型号74AHC132D,112的Datasheet PDF文件第6页浏览型号74AHC132D,112的Datasheet PDF文件第7页 
74AHC132; 74AHCT132  
Quad 2-input NAND Schmitt trigger  
Rev. 05 — 9 May 2008  
Product data sheet  
1. General description  
The 74AHC132; 74AHCT132 is a high-speed Si-gate CMOS device and is pin compatible  
with Low-power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard  
No. 7-A.  
The 74AHC132; 74AHCT132 contains four 2-input NAND gates which accept standard  
input signals. They are capable of transforming slowly changing input signals into sharply  
defined, jitter free output signals. The gate switches at different points for positive-going  
and negative-going signals. The difference between the positive voltage VT+ and the  
negative VTis defined as the hysteresis voltage VH.  
2. Features  
I Balanced propagation delays  
I Inputs accept voltages higher than VCC  
I Input levels:  
N For 74AHC132: CMOS level  
N For 74AHCT132: TTL level  
I ESD protection:  
N HBM EIA/JESD22-A114E exceeds 2000 V  
N MM EIA/JESD22-A115-A exceeds 200 V  
N CDM EIA/JESD22-C101C exceeds 1000 V  
I Multiple package options  
I Specified from 40 °C to +85 °C and from 40 °C to +125 °C  
3. Ordering information  
Table 1.  
Ordering information  
Type number  
Package  
Temperature range Name  
Description  
Version  
74AHC132  
74AHC132D  
40 °C to +125 °C  
40 °C to +125 °C  
40 °C to +125 °C  
SO14  
plastic small outline package; 14 leads;  
body width 3.9 mm  
SOT108-1  
SOT402-1  
74AHC132PW  
74AHC132BQ  
TSSOP14  
plastic thin shrink small outline package; 14 leads;  
body width 4.4 mm  
DHVQFN14 plastic dual in-line compatible thermal enhanced very SOT762-1  
thin quad flat package; no leads; 14 terminals;  
body 2.5 × 3 × 0.85 mm  
 
 
 

74AHC132D,112 替代型号

型号 品牌 替代类型 描述 数据表
SN74AHC132DRE4 TI

类似代替

QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS
SN74AHC132DR TI

功能相似

QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS

与74AHC132D,112相关器件

型号 品牌 获取价格 描述 数据表
74AHC132D-Q100 NEXPERIA

获取价格

Quad 2-input NAND Schmitt trigger
74AHC132D-T NXP

获取价格

IC AHC/VHC/H/U/V SERIES, QUAD 2-INPUT NAND GATE, PDSO14, 3.90 MM, PLASTIC, MS-012, SOT108-
74AHC132PW NXP

获取价格

Quad 2-input NAND Schmitt trigger
74AHC132PW NEXPERIA

获取价格

Quad 2-input NAND Schmitt triggerProduction
74AHC132PW,118 NXP

获取价格

74AHC(T)132 - Quad 2-input NAND Schmitt trigger TSSOP 14-Pin
74AHC132PWDH NXP

获取价格

Quad 2-input NAND Schmitt trigger
74AHC132PW-Q100 NEXPERIA

获取价格

Quad 2-input NAND Schmitt trigger
74AHC132PW-Q100 NXP

获取价格

IC NAND GATE, Gate
74AHC132PW-Q100J NXP

获取价格

74AHC(T)132-Q100 - Quad 2-input NAND Schmitt trigger TSSOP 14-Pin
74AHC132PW-T NXP

获取价格

IC AHC/VHC/H/U/V SERIES, QUAD 2-INPUT NAND GATE, PDSO14, 4.40 MM, PLASTIC, MO-153, SOT402-