Datasheet > 74ACT715DC

74ACT715DC

更新时间： 2024-11-03 08:39:51

品牌	Logo	应用领域
德州仪器 - TI		/
页数	文件大小	规格书
16页	236K
描述
SPECIALTY CONSUMER CIRCUIT, CDIP20, CERAMIC, DIP-20

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74ACT715DC 数据手册

March 1995

LM1882 54ACT/74ACT715

LM1882-R 54ACT/74ACT715-R

Programmable Video Sync Generator

’ACT715-R/LM1882-R is mask programmed to default to a

Clock Enabled state. Bit 10 of the Status Register defaults

to a logic ‘‘1’’. Although completely (re)programmable, the

’ACT715-R/LM1882-R version is better suited for applica-

tions using the default 14.31818 MHz RS-170 register val-

ues. This feature allows power-up directly into operation,

following a single CLEAR pulse.

General Description

The ’ACT715/LM1882 and ’ACT715-R/LM1882-R are

20-pin TTL-input compatible devices capable of generating

Horizontal, Vertical and Composite Sync and Blank signals

for televisions and monitors. All pulse widths are completely

definable by the user. The devices are capable of generat-

ing signals for both interlaced and noninterlaced modes of

operation. Equalization and serration pulses can be intro-

duced into the Composite Sync signal when needed.

Features

130 MHz

Maximum Input Clock Frequency

Four additional signals can also be made available when

Composite Sync or Blank are used. These signals can be

used to generate horizontal or vertical gating pulses, cursor

position or vertical Interrupt signal.

Interlaced and non-interlaced formats available

Separate or composite horizontal and vertical Sync and

Blank signals available

Complete control of pulse width via register

programming

These devices make no assumptions concerning the sys-

tem architecture. Line rate and field/frame rate are all a

function of the values programmed into the data registers,

the status register, and the input clock frequency.

All inputs are TTL compatible

8 mA drive on all outputs

Default RS170/NTSC values mask programmed into

registers

The ’ACT715/LM1882 is mask programmed to default to a

Clock Disable state. Bit 10 of the Status Register, Register

0, defaults to a logic ‘‘0’’. This facilitates (re)programming

before operation.

4 KV minimum ESD immunity

’ACT715-R/LM1882-R is mask programmed to default

to a Clock Enable state for easier start-up into

14.31818 MHz RS170 timing

The ’ACT715-R/LM1882-R is the same as the

’ACT715/LM1882 in all respects except that the

Connection Diagrams

Pin Assignment for

DIP and SOIC

Pin Assignment

for LCC

TL/F/10137–1

Order Number LM1882CN or LM1882CM

For Default RS-170, Order Number LM1882-RCN or

LM1882-RCM

TL/F/10137–2

TRI-STATEÉ is a registered trademark of National Semiconductor Corporation.

FACT^TMis a trademark of National Semiconductor Corporation.

1995 National Semiconductor Corporation

TL/F/10137

RRD-B30M105/Printed in U. S. A.

12 3 4 5 6 7...16

中文翻译

下载PDF

与74ACT715DC相关器件

型号	品牌	获取价格	描述	数据表
74ACT715FC	TI	获取价格	SPECIALTY CONSUMER CIRCUIT, CDFP20, CERAMIC, FP-20
74ACT715FCQR	TI	获取价格	SPECIALTY CONSUMER CIRCUIT, CDFP20, CERAMIC, FP-20
74ACT715LCQR	TI	获取价格	SPECIALTY CONSUMER CIRCUIT, CQCC20, CERAMIC, LCC-20
74ACT715LSQR	TI	获取价格	SPECIALTY CONSUMER CIRCUIT, PDSO20, SOIC-20
74ACT715LX	TI	获取价格	SPECIALTY CONSUMER CIRCUIT, CQCC20, CERAMIC, LCC-20
74ACT715PC	FAIRCHILD	获取价格	Programmable Video Sync Generator
74ACT715PCQR	FAIRCHILD	获取价格	Consumer Circuit
74ACT715PCQR	TI	获取价格	IC SPECIALTY CONSUMER CIRCUIT, PDIP20, PLASTIC, DIP-20, Consumer IC:Other
74ACT715-R	FAIRCHILD	获取价格	Programmable Video Sync Generator
74ACT715-RDC	TI	获取价格	SPECIALTY CONSUMER CIRCUIT, CDIP20, CERAMIC, DIP-20

与74ACT715DC相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

4
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

2
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

23
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

24

产品中心

服务支持

精选活动

关于我们

帮助中心

74ACT715DC

74ACT715DC 数据手册

与74ACT715DC相关器件

与74ACT715DC相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

74ACT715DC

74ACT715DC 数据手册

与74ACT715DC相关器件

与74ACT715DC相关文章

您还可以找

您在本页遇到什么问题？