5秒后页面跳转
74ACT2708 PDF预览

74ACT2708

更新时间: 2024-02-04 03:44:39
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 存储
页数 文件大小 规格书
13页 97K
描述
64 x 9 First-In, First-Out Memory

74ACT2708 技术参数

生命周期:Obsolete零件包装代码:SOIC
包装说明:SOP,针数:28
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.32.00.71风险等级:5.84
最长访问时间:34.5 ns周期时间:28.57 ns
JESD-30 代码:R-PDSO-G28长度:17.9 mm
内存密度:576 bit内存宽度:9
功能数量:1端子数量:28
字数:64 words字数代码:64
工作模式:ASYNCHRONOUS最高工作温度:85 °C
最低工作温度:-40 °C组织:64X9
输出特性:3-STATE可输出:YES
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
并行/串行:PARALLEL认证状态:Not Qualified
座面最大高度:2.65 mm最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
宽度:7.5 mm

74ACT2708 数据手册

 浏览型号74ACT2708的Datasheet PDF文件第2页浏览型号74ACT2708的Datasheet PDF文件第3页浏览型号74ACT2708的Datasheet PDF文件第4页浏览型号74ACT2708的Datasheet PDF文件第5页浏览型号74ACT2708的Datasheet PDF文件第6页浏览型号74ACT2708的Datasheet PDF文件第7页 
February 1989  
Revised January 1999  
74ACT2708  
64 x 9 First-In, First-Out Memory  
General Description  
Features  
The ACT2708 is an expandable first-in, first-out memory  
organized as 64 words by 9 bits. An 85 MHz shift-in and 60  
MHz shift-out typical data rate makes it ideal for high-speed  
applications. It uses a dual port RAM architecture with  
pointer logic to achieve the high speed with negligible fall-  
through time.  
64-words by 9-bit dual port RAM organization  
85 MHz shift-in, 60 MHz shift-out data rate, typical  
Expandable in word width only  
TTL-compatible inputs  
Asynchronous or synchronous operation  
Asynchronous master reset  
Outputs source/sink 8 mA  
Separate Shift-In (SI) and Shift-Out (SO) clocks control the  
use of synchronous or asynchronous write or read. Other  
controls include a Master Reset (MR) and Output Enable  
(OE) for initializing the internal registers and allowing the  
data outputs to be 3-STATE. Input Ready (IR) and Output  
Ready (OR) signal when the FIFO is ready for I/O opera-  
tions. The status flags HF and FULL indicate when the  
FIFO is full, empty or half full.  
3-STATE outputs  
Full ESD protection  
Input and output pins directly in line for easy board lay-  
out  
TRW 1030 work-alike operation  
The FIFO can be expanded to provide different word  
lengths by tying off unused data inputs.  
Applications  
High-speed disk or tape controllers  
A/D output buffers  
High-speed graphics pixel buffer  
Video time base correction  
Digital filtering  
Ordering Code:  
Order Number Package Number  
Package Description  
74ACT2708PC  
N28B  
28-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.600” Wide  
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.  
Connection Diagram  
Pin Descriptions  
Pin Assignment for DIP  
Pin Names  
D0–D8  
Description  
Data Inputs  
MR  
OE  
Master Reset  
Output Enable Input  
Shift-In  
SI  
SO  
Shift-Out  
IR  
Input Ready  
Output Ready  
Half Full Flag  
Full Flag  
OR  
HF  
FULL  
O0–O8  
Data Outputs  
FACT is a trademark of Fairchild Semiconductor Corporation.  
© 1999 Fairchild Semiconductor Corporation  
DS010144.prf  
www.fairchildsemi.com  

与74ACT2708相关器件

型号 品牌 获取价格 描述 数据表
74ACT2708CW FAIRCHILD

获取价格

FIFO, 64X9, 34.5ns, Synchronous, CMOS
74ACT2708DC TI

获取价格

64X9 OTHER FIFO, 34.5ns, CDIP28, CERAMIC, DIP-28
74ACT2708DCQR TI

获取价格

IC 64 X 9 OTHER FIFO, 34.5 ns, CDIP28, CERAMIC, DIP-28, FIFO
74ACT2708LC TI

获取价格

64X9 OTHER FIFO, 34.5ns, CQCC28, CERAMIC, LCC-28
74ACT2708LCX TI

获取价格

64X9 OTHER FIFO, 34.5ns, CQCC28, CERAMIC, LCC-28
74ACT2708PC FAIRCHILD

获取价格

64 x 9 First-In, First-Out Memory
74ACT2708PC TI

获取价格

64X9 OTHER FIFO, 34.5ns, PDIP28, 0.600 INCH, PLASTIC, DIP-28
74ACT2708PCQR TI

获取价格

64X9 OTHER FIFO, 34.5ns, PDIP28, 0.600 INCH, PLASTIC, DIP-28
74ACT2708PCX FAIRCHILD

获取价格

FIFO, 64X9, 34.5ns, Synchronous, CMOS, PDIP28, 0.600 INCH, DIP-28
74ACT2708SC TI

获取价格

64X9 OTHER FIFO, 34.5ns, PDSO28, SOIC-28