5秒后页面跳转
72V245L20TF8 PDF预览

72V245L20TF8

更新时间: 2024-11-06 08:51:11
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
25页 401K
描述
TQFP-64, Reel

72V245L20TF8 数据手册

 浏览型号72V245L20TF8的Datasheet PDF文件第2页浏览型号72V245L20TF8的Datasheet PDF文件第3页浏览型号72V245L20TF8的Datasheet PDF文件第4页浏览型号72V245L20TF8的Datasheet PDF文件第5页浏览型号72V245L20TF8的Datasheet PDF文件第6页浏览型号72V245L20TF8的Datasheet PDF文件第7页 
3.3 VOLT CMOS SyncFIFOTM  
256 x 18, 512 x 18, 1,024 x 18,  
2,048 x 18, and 4,096 x 18  
IDT72V205, IDT72V215,  
IDT72V225, IDT72V235,  
IDT72V245  
Industrial temperature range (–40°C to +85°C) is available  
Green parts available, see ordering information  
FEATURES:  
256 x 18-bit organization array (IDT72V205)  
512 x 18-bit organization array (IDT72V215)  
1,024 x 18-bit organization array (IDT72V225)  
2,048 x 18-bit organization array (IDT72V235)  
4,096 x 18-bit organization array (IDT72V245)  
10 ns read/write cycle time  
DESCRIPTION:  
TheIDT72V205/72V215/72V225/72V235/72V245arefunctionallycom-  
patibleversionsoftheIDT72205LB/72215LB/72225LB/72235LB/72245LB,  
designed to run off a 3.3V supply for exceptionally low power consumption.  
These devices are very high-speed, low-power First-In, First-Out (FIFO)  
memorieswithclockedreadandwritecontrols. TheseFIFOsareapplicable  
forawidevarietyofdatabufferingneeds,suchasopticaldiskcontrollers,Local  
AreaNetworks(LANs),andinterprocessorcommunication.  
5V input tolerant  
IDT Standard or First Word Fall Through timing  
Single or double register-buffered Empty and Full flags  
Easily expandable in depth and width  
Asynchronous or coincident Read and Write Clocks  
Asynchronous or synchronous programmable Almost-Empty  
and Almost-Full flags with default settings  
Half-Full flag capability  
Output enable puts output data bus in high-impedance state  
High-performance submicron CMOS technology  
Available in a 64-lead thin quad flatpack (TQFP/STQFP)  
TheseFIFOshave18-bitinputandoutputports. Theinputportiscontrolled  
byafree-runningclock(WCLK),andaninputenablepin(WEN).Dataisread  
intothesynchronousFIFOoneveryclockwhenWENisasserted.Theoutput  
portiscontrolledbyanotherclockpin(RCLK)andanotherenablepin(REN).  
TheReadClock(RCLK)canbetiedtotheWriteClockforsingleclockoperation  
orthetwoclockscanrunasynchronousofoneanotherfordual-clockoperation.  
AnOutputEnablepin(OE)isprovidedonthereadportforthree-statecontrol  
oftheoutput.  
FUNCTIONAL BLOCK DIAGRAM  
WCLK  
D0-D17  
LD  
WEN  
INPUT REGISTER  
OFFSET REGISTER  
FF/IR  
PAF  
FLAG  
WRITE CONTROL  
LOGIC  
EF/OR  
PAE  
LOGIC  
RAM ARRAY  
256 x 18, 512 x 18  
1,024 x 18, 2,048 x 18  
4,096 x 18  
HF/(WXO)  
READ POINTER  
WRITE POINTER  
FL  
WXI  
READ CONTROL  
LOGIC  
EXPANSION LOGIC  
(HF)/WXO  
RXI  
RXO  
OUTPUT REGISTER  
RESET LOGIC  
RS  
4294 drw 01  
OE  
REN  
RCLK  
Q0-Q17  
IDT, IDTlogoareregisteredtrademarksofIntegratedDeviceTechnology, Inc. SyncFIFOisatrademarkofIntegratedDeviceTechnology, Inc.  
MARCH 2013  
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES  
1
©2013 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.  
DSC-4294/7  

72V245L20TF8 替代型号

型号 品牌 替代类型 描述 数据表
CY7C4245V-25ASC CYPRESS

类似代替

64/256/512/1K/2K/4K x18 Low-Voltage Synchronous FIFOs
SN74V245-7PAG TI

功能相似

512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
SN74V245-15PAG TI

功能相似

512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES

与72V245L20TF8相关器件

型号 品牌 获取价格 描述 数据表
72V245L20TFG IDT

获取价格

FIFO, 4KX18, 12ns, Synchronous, CMOS, PQFP64, GREEN, PLASTIC, STQFP-64
72V245L20TFG8 IDT

获取价格

FIFO, 4KX18, 12ns, Synchronous, CMOS, PQFP64, GREEN, PLASTIC, STQFP-64
72V245L20TFGI IDT

获取价格

3.3 VOLT CMOS SyncFIFO
72V245L20TFGI8 IDT

获取价格

3.3 VOLT CMOS SyncFIFO
72V251 RENESAS

获取价格

8K x 9 SyncFIFO, 3.3V
72V251L10JG IDT

获取价格

3.3 VOLT CMOS SyncFIFO
72V251L10JG8 IDT

获取价格

3.3 VOLT CMOS SyncFIFO
72V251L10JGI IDT

获取价格

3.3 VOLT CMOS SyncFIFO
72V251L10JGI8 IDT

获取价格

3.3 VOLT CMOS SyncFIFO
72V251L10PFG IDT

获取价格

3.3 VOLT CMOS SyncFIFO