5秒后页面跳转
72241L15PFI8 PDF预览

72241L15PFI8

更新时间: 2024-09-25 04:16:31
品牌 Logo 应用领域
艾迪悌 - IDT 时钟先进先出芯片内存集成电路
页数 文件大小 规格书
14页 126K
描述
TQFP-32, Reel

72241L15PFI8 技术参数

是否无铅:含铅是否Rohs认证:不符合
生命周期:Obsolete零件包装代码:TQFP
包装说明:TQFP-32针数:32
Reach Compliance Code:not_compliantECCN代码:EAR99
HTS代码:8542.32.00.71风险等级:5.41
Is Samacsys:N最长访问时间:10 ns
最大时钟频率 (fCLK):66.7 MHz周期时间:15 ns
JESD-30 代码:S-PQFP-G32JESD-609代码:e0
长度:7 mm内存密度:36864 bit
内存集成电路类型:OTHER FIFO内存宽度:9
湿度敏感等级:3功能数量:1
端子数量:32字数:4096 words
字数代码:4000工作模式:SYNCHRONOUS
最高工作温度:85 °C最低工作温度:-40 °C
组织:4KX9可输出:YES
封装主体材料:PLASTIC/EPOXY封装代码:LQFP
封装等效代码:QFP32,.35SQ,32封装形状:SQUARE
封装形式:FLATPACK, LOW PROFILE并行/串行:PARALLEL
峰值回流温度(摄氏度):240电源:5 V
认证状态:Not Qualified座面最大高度:1.6 mm
最大待机电流:0.005 A子类别:FIFOs
最大压摆率:0.035 mA最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Tin/Lead (Sn85Pb15)
端子形式:GULL WING端子节距:0.8 mm
端子位置:QUAD处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:7 mmBase Number Matches:1

72241L15PFI8 数据手册

 浏览型号72241L15PFI8的Datasheet PDF文件第2页浏览型号72241L15PFI8的Datasheet PDF文件第3页浏览型号72241L15PFI8的Datasheet PDF文件第4页浏览型号72241L15PFI8的Datasheet PDF文件第5页浏览型号72241L15PFI8的Datasheet PDF文件第6页浏览型号72241L15PFI8的Datasheet PDF文件第7页 
CMOSSyncFIFO™  
64 x 9, 256 x 9, 512 x 9,  
1,024 x 9, 2,048 x 9,  
4,096 x 9 and 8,192 x 9  
IDT72421,IDT72201  
IDT72211,IDT72221  
IDT72231,IDT72241  
IDT72251  
FEATURES:  
DESCRIPTION:  
64 x 9-bit organization (IDT72421)  
The IDT72421/72201/72211/72221/72231/72241/72251 SyncFIFO™  
256 x 9-bit organization (IDT72201)  
512 x 9-bit organization (IDT72211)  
1,024 x 9-bit organization (IDT72221)  
2,048 x 9-bit organization (IDT72231)  
4,096 x 9-bit organization (IDT72241)  
8,192 x 9-bit organization (IDT72251)  
10 ns read/write cycle time  
Read and Write Clocks can be independent  
Dual-Ported zero fall-through time architecture  
Empty and Full Flags signal FIFO status  
Programmable Almost-Empty and Almost-Full flags can be set  
to any depth  
are very high-speed, low-power First-In, First-Out (FIFO) memories with  
clockedreadandwrite controls. These devices have a 64, 256, 512, 1,024,  
2,048,4,096,and8,192x9-bitmemoryarray,respectively. TheseFIFOsare  
applicableforawidevarietyofdatabufferingneedssuchasgraphics,localarea  
networksandinterprocessorcommunication.  
TheseFIFOshave9-bitinputandoutputports.Theinputportiscontrolled  
bya free-runningclock(WCLK), andtwowrite enable pins (WEN1, WEN2).  
DataiswrittenintotheSynchronousFIFOoneveryrisingclockedgewhenthe  
writeenablepinsareasserted.Theoutputportiscontrolledbyanotherclock  
pin (RCLK) and two read enable pins (REN1, REN2). The Read Clock can  
betiedtotheWriteClockforsingleclockoperationorthetwoclocks canrun  
asynchronous ofoneanotherfordual-clockoperation.Anoutputenablepin  
(OE)is providedonthe readportforthree-state controlofthe output.  
The Synchronous FIFOs have twofixedflags, Empty(EF)andFull(FF).  
Two programmable flags, Almost-Empty (PAE) and Almost-Full (PAF), are  
provided for improved system control. The programmable flags default to  
Empty+7andFull-7forPAE andPAF,respectively.Theprogrammableflag  
offsetloadingiscontrolledbyasimplestatemachineandisinitiatedbyasserting  
Programmable Almost-Empty and Almost-Full flags default to  
Empty+7, and Full-7, respectively  
Output enable puts output data bus in high-impedance state  
Advanced submicron CMOS technology  
Available in the 32-pin plastic leaded chip carrier (PLCC) and  
32-pin Thin Quad Flat Pack (TQFP)  
For through-hole product please see the IDT72420/72200/72210/ the load pin (LD).  
72220/72230/72240 data sheet  
These FIFOs are fabricated using IDTs high-speed submicron CMOS  
technology.  
Industrial temperature range (–40°C to +85°C) is available  
Green parts available, see ordering information  
FUNCTIONAL BLOCK DIAGRAM  
D0 - D8  
WCLK  
WEN1  
WEN2  
LD  
OFFSET REGISTER  
INPUT REGISTER  
EF  
FLAG  
LOGIC  
WRITE CONTROL  
LOGIC  
PAE  
PAF  
FF  
RAM ARRAY  
64 x 9, 256 x 9,  
512 x 9, 1,024 x 9,  
2,048 x 9, 4,096 x 9,  
8,192 x 9  
WRITE POINTER  
READ POINTER  
READ CONTROL  
LOGIC  
OUTPUT REGISTER  
RESET LOGIC  
RCLK  
REN1  
REN2  
RS  
2655 drw01  
OE  
Q0 - Q8  
CIDTOandMtheMIDTElogRoaCrerIegAisteLredtrAadeNmaDrksofIInNtegrDateUdDSeviTceTRecIhnAoloLgy,InTc.TEheMSynPcFEIFORisaAreTgistUereRdtraEdemaRrkoAfInNtegGrateEdDSeviceTechnology,Inc.  
OCTOBER 2008  
1
2008 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.  
DSC-2655/5  
©

与72241L15PFI8相关器件

型号 品牌 获取价格 描述 数据表
72241L25J IDT

获取价格

PLCC-32, Tube
72241L25JG IDT

获取价格

FIFO, 4KX9, 15ns, Synchronous, CMOS, PQCC32, GREEN, PLASTIC, LCC-32
72241L25JG8 IDT

获取价格

CMOS SyncFIFO
72241L25JGI IDT

获取价格

FIFO, 4KX9, 15ns, Synchronous, CMOS, PQCC32, GREEN, PLASTIC, LCC-32
72241L25JGI8 IDT

获取价格

CMOS SyncFIFO
72241L25JI IDT

获取价格

PLCC-32, Tube
72241L25JISCDS-W IDT

获取价格

FIFO, 4KX9, 15ns, Synchronous, CMOS, PQCC32
72241L25PF8 IDT

获取价格

TQFP-32, Reel
72241L25PFG IDT

获取价格

FIFO, 4KX9, 15ns, Synchronous, CMOS, PQFP32, GREEN, TQFP-32
72241L25PFG8 IDT

获取价格

CMOS SyncFIFO