IDT71V35761, IDT71V35781, 128K x 36, 256K x 18, 3.3V Synchronous SRAMs with
3.3V I/O, Pipelined Outputs, Burst Counter, Single Cycle Deselect
Commercial and Industrial Temperature Ranges
Pin Configuration – 128K x 36, 119 BGA
1
2
3
4
5
6
7
DDQ
6
4
8
16
DDQ
V
A
B
C
D
E
F
V
A
A
A
A
A
A
A
ADSP
ADSC
3
2
9
NC
NC
CS
NC
NC
1
CS
0
7
A
DD
V
12
15
A
A
16
P3
I/O
SS
SS
SS
SS
SS
SS
P2
15
I/O
I/O
I/O
V
V
V
NC
CE
V
V
V
I/O
I/O
I/O
I/O
17
18
I/O
13
12
11
9
14
I/O
DDQ
19
I/O
DDQ
V
V
V
V
OE
20
I/O
22
I/O
21
I/O
10
I/O
G
H
J
2
3
BW
ADV
GW
BW
23
I/O
SS
V
SS
V
8
I/O
I/O
DDQ
DD
DD
DD
V
DDQ
V
V
NC
V
NC
24
I/O
25
I/O
26
I/O
SS
SS
6
I/O
7
I/O
K
L
V
CLK
NC
V
27
I/O
4
I/O
5
I/O
4
BW
1
BW
DDQ
28
I/O
SS
V
SS
V
3
I/O
DDQ
M
N
P
R
T
V
BWE
29
I/O
31
I/O
30
I/O
SS
1
A
SS
2
I/O
1
I/O
V
V
V
V
P4
I/O
SS
0
A
SS
0
I/O
P1
I/O
(1)
DD / NC
NC
5
A
DD
13
A
V
NC
NC
V
A
LBO
(3)
,
10
11
(2)
14
A
NC
A
NC
ZZ
(2)
(2)
(2)
(2,4)
DDQ
NC/TDO
DDQ
V
V
NC/TMS
NC/TDI
NC/TCK
NC/TRST
U
5301 drw 04
Top View
Pin Configuration – 256K x 18, 119 BGA
1
2
3
4
5
6
7
DDQ
6
4
8
16
DDQ
V
V
A
A
A
A
A
A
B
C
D
E
F
ADSP
ADSC
3
A
9
NC
NC
CS
NC
NC
NC
1
CS
0
7
2
A
DD
13
17
A
A
V
A
8
I/O
SS
SS
SS
SS
SS
7
I/O
NC
V
V
V
NC
V
V
V
V
V
9
I/O
SS
SS
6
I/O
NC
NC
CE
OE
DDQ
5
I/O
DDQ
V
V
NC
10
I/O
4
I/O
NC
NC
G
H
J
BW
2
ADV
GW
11
I/O
SS
SS
3
I/O
NC
V
NC
DDQ
DD
DD
DD
DDQ
V
V
V
NC
V
NC
V
12
SS
SS
2
NC
I/O
V
CLK
NC
V
NC
I/O
K
L
13
I/O
SS
1
I/O
NC
V
V
V
V
NC
1
BW
DDQ
14
I/O
SS
SS
SS
SS
SS
SS
DDQ
V
V
V
V
V
NC
M
N
P
R
T
BWE
15
1
0
0
I/O
NC
NC
A
A
I/O
NC
NC
P2
P1
I/O
I/O
NC
(1)
DD / NC
5
DD
12
11
NC
NC
DDQ
A
V
A
A
V
LBO
,
(3)
10
15
14
A
A
A
NC
ZZ
(2)
(2)
(2)
(2)
(2,4)
NC/TRST
NC/TDO
DDQ
V
NC/TMS
NC/TDI
NC/TCK
V
U
5301 drw 05
Top View
NOTES:
1. R5 can either be directly connected to VDD, or connected to an input voltage ≥ VIH, or left unconnected.
2. These pins are NC for the "S" version or the JTAG signal listed for the "SA" version. Note: If NC, these pins can either be tied to VSS, VDD or left floating.
3. T7 can be left unconnected and the device will always remain in active mode.
4. TRST is offered as an optional JTAG Reset if required in the application. If not needed, can be left floating and will internally be pulled to VDD.
6.42
7