Datasheet > 71T016SA12Y1

71T016SA12Y1

更新时间： 2023-02-26 14:15:22

品牌	Logo	应用领域
艾迪悌 - IDT		静态存储器光电二极管
页数	文件大小	规格书
9页	137K
描述
Standard SRAM, 64KX16, 12ns, CMOS, PDSO44

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

71T016SA12Y1 数据手册

IDT71T016SA, 2.5V CMOS Static RAM

for Automotive Applications 1 Meg (64K x 16-Bit)

Automotive Temperature Ranges

AC Electrical Characteristics (VDD = Min. to Max., Automotive Temperature Ranges)

71T016SA12

71T016SA15

71T016SA20

Symbol

Parameter

Min.

Max.

Min.

Max.

Min.

Max.

Unit

READ CYCLE

____

t^RC

Read Cycle Time

____

t^AA

t^ACS

Address Access Time

____

Chip Select Access Time

Chip Select Low to Output in Low-Z

____

(1,2)

t^CLZ

____

(1,2)

Chip Select High to Output in High-Z

Output Enable Low to Output Valid

Output Enable Low to Output in Low-Z

t^CHZ

____

t^OE

____

(1,2)

t^OLZ

____

(1,2)

Output Enable High to Output in High-Z

Output Hold from Address Change

Byte Enable Low to Output Valid

Byte Enable Low to Output in Low-Z

t^OHZ

t^OH

t^BE

—

____

—

____

(1,2)

t^BLZ

____

(1,2)

Byte Enable High to Output in High-Z

Chip Select Low to Power Up

t^BHZ

____

(3)

t^PU

____

(3)

Chip Select High to Power Down

t^PD

WRITE CYCLE

____

t^WC

t^AW

t^CW

t^BW

t^AS

Write Cycle Time

Address Valid to End of Write

Chip Select Low to End of Write

Byte Enable Low to End of Write

Address Set-up Time

t^WR

t^WP

t^DW

t^DH

Address Hold from End of Write

Write Pulse Width

Data Valid to End of Write

Data Hold Time

____

(1,2)

Write Enable High to Output in Low-Z

t^OW

____

(1,2)

Write Enable Low to Output in High-Z

t^WHZ

6473 tbl 10

NOTES:

1. At any given temperature and voltage condition, tCHZ is less than tCLZ, tOHZ is less than tOLZ, and tWHZ is less than tOW for any given device.

2. This parameter is guaranteed with the AC Load (Figure 2) by device characterization, but is not production tested.

3. This parameter is guaranteed by design and not production tested.

Timing Waveform of Read Cycle No. 1^(1,2,3)

ADDRESS

DATA_OUT

t_OH

DATAOUT VALID

PREVIOUS DATA_OUTVALID

6473 drw 06

NOTES:

1. WE is HIGH for Read Cycle.

2. Deviceiscontinuouslyselected,CSisLOW.

3. OE, BHE, and BLE are LOW.

6.42

1 2 3 456 7 8 9

下载PDF

与71T016SA12Y1相关器件

型号	品牌	描述	获取价格	数据表
71T016SA12Y2	IDT	Standard SRAM, 64KX16, 12ns, CMOS, PDSO44	获取价格
71T016SA12Y4	IDT	Standard SRAM, 64KX16, 12ns, CMOS, PDSO44	获取价格
71T016SA12YI	IDT	SOJ-44, Tube	获取价格
71T016SA12YI8	IDT	SOJ-44, Reel	获取价格
71T016SA15BF2	IDT	Standard SRAM, 64KX16, 15ns, CMOS, PBGA48	获取价格
71T016SA15BF3	IDT	Standard SRAM, 64KX16, 15ns, CMOS, PBGA48	获取价格