5秒后页面跳转
70V09LL20PFG8 PDF预览

70V09LL20PFG8

更新时间: 2024-11-24 19:43:07
品牌 Logo 应用领域
艾迪悌 - IDT 静态存储器内存集成电路
页数 文件大小 规格书
17页 152K
描述
Dual-Port SRAM

70V09LL20PFG8 技术参数

生命周期:ActiveReach Compliance Code:compliant
风险等级:5.76内存集成电路类型:DUAL-PORT SRAM
Base Number Matches:1

70V09LL20PFG8 数据手册

 浏览型号70V09LL20PFG8的Datasheet PDF文件第2页浏览型号70V09LL20PFG8的Datasheet PDF文件第3页浏览型号70V09LL20PFG8的Datasheet PDF文件第4页浏览型号70V09LL20PFG8的Datasheet PDF文件第5页浏览型号70V09LL20PFG8的Datasheet PDF文件第6页浏览型号70V09LL20PFG8的Datasheet PDF文件第7页 
HIGH-SPEED 3.3V  
128K x 8 DUAL-PORT  
STATIC RAM  
IDT70V09L  
Features  
True Dual-Ported memory cells which allow simultaneous  
access of the same memory location  
High-speed access  
M/S = VIH for BUSY output flag on Master,  
M/S = VIL for BUSY input on Slave  
Busy and Interrupt Flags  
On-chip port arbitration logic  
Full on-chip hardware support of semaphore signaling  
between ports  
Fully asynchronous operation from either port  
LVTTL-compatible, single 3.3V (±0.3V) power supply  
Available in a 100-pin TQFP  
Industrial temperature range (–40°C to +85°C) is available  
for selected speeds  
– Commercial: 15/20ns (max.)  
– Industrial: 20ns (max.)  
Low-power operation  
– IDT70V09L  
Active: 440mW (typ.)  
Standby: 660µW (typ.)  
Dual chip enables allow for depth expansion without  
external logic  
IDT70V09 easily expands data bus width to 16 bits or  
more using the Master/Slave select when cascading more  
than one device  
Green parts available, see ordering information  
Functional Block Diagram  
R/WL  
CE0L  
CE1L  
R/WR  
CE0  
R
CE1R  
OEL  
OER  
I/O  
Control  
I/O  
Control  
0-7L  
I/O  
0-7R  
I/O  
(1,2)  
(1,2)  
R
BUSY  
L
BUSY  
128Kx8  
MEMORY  
ARRAY  
70V09  
16R  
A
16L  
A
Address  
Decoder  
Address  
Decoder  
A
0L  
0R  
A
17  
17  
ARBITRATION  
INTERRUPT  
SEMAPHORE  
LOGIC  
CE 0L  
CE1L  
CE0R  
CE1R  
OER  
OE  
L
R/WL  
R/W  
R
SEM  
INT  
L
L
SEM  
R
(2)  
(2)  
INT  
R
M/S(1)  
4852 drw 01  
NOTES:  
1. BUSY is an input as a Slave (M/S=VIL) and an output when it is a Master (M/S=VIH).  
2. BUSY and INT are non-tri-state totem-pole outputs (push-pull).  
FEBRUARY 2013  
1
DSC-4852/6  
©2013IntegratedDeviceTechnology,Inc.  

与70V09LL20PFG8相关器件

型号 品牌 获取价格 描述 数据表
70V09LL20PFGI IDT

获取价格

Dual-Port SRAM
70V09LL20PFGI8 IDT

获取价格

Dual-Port SRAM
70V15L15BF IDT

获取价格

CABGA-100, Tray
70V15L15PFG IDT

获取价格

Dual-Port SRAM, 8KX9, 15ns, CMOS, PQFP80, 14 X 14 MM, 1.40 MM HEIGHT, TQFP-80
70V15L17BF IDT

获取价格

CABGA-100, Tray
70V15L17PF IDT

获取价格

TQFP-80, Tray
70V15L20BF IDT

获取价格

CABGA-100, Tray
70V15L20J IDT

获取价格

Dual-Port SRAM, 8KX9, 20ns, CMOS, PQCC68, 0.950 X 0.950 INCH, 0.170 INCH HEIGHT, PLASTIC,
70V15L20JI8 IDT

获取价格

Dual-Port SRAM, 8KX9, 20ns, CMOS, PQCC68, 0.950 X 0.950 INCH, 0.170 INCH HEIGHT, PLASTIC,
70V15L20PFG IDT

获取价格

Dual-Port SRAM, 8KX9, 20ns, CMOS, PQFP80, 14 X 14 MM, 1.40 MM HEIGHT, TQFP-80