Datasheet > 微控制器和处理器 > 时钟发生器> 5V49EE904NLGI

5V49EE904NLGI

更新时间： 2024-01-22 22:41:15

品牌	Logo	应用领域
艾迪悌 - IDT		时钟发生器微控制器和处理器 PC 可编程只读存储器电动程控只读存储器电可擦编程只读存储器
页数	文件大小	规格书
29页	652K
描述
EEPROM PROGRAMMABLE CLOCK GENERATOR

阅读下载

中文翻译

获取价格

技术参数
数据手册
替代型号

如果您发现信息不准确，欢迎纠错

5V49EE904NLGI 技术参数

是否无铅：	不含铅	是否Rohs认证：	符合
生命周期：	Not Recommended	零件包装代码：	VFQFPN
包装说明：	,	针数：	32
Reach Compliance Code：	compliant	ECCN代码：	EAR99
HTS代码：	8542.39.00.01	风险等级：	8.54
Samacsys Confidence：	3	Samacsys Status：	Released
Samacsys PartID：	11129684	Samacsys Pin Count：	33
Samacsys Part Category：	Integrated Circuit	Samacsys Package Category：	Quad Flat No-Lead
Samacsys Footprint Name：	NLG 32 P1*	Samacsys Released Date：	2020-01-23 04:01:50
Is Samacsys：	N	JESD-609代码：	e3
湿度敏感等级：	3	端子面层：	Matte Tin (Sn) - annealed
Base Number Matches：	1

5V49EE904NLGI 数据手册

IDT5V49EE904

EEPROM PROGRAMMABLE CLOCK GENERATOR

CLOCK SYNTHESIZER

if 1 < Amplitude < 2, then set X2 bit to '1'.

SS_OFFSET[5:0]

These bits are used to program the fractional offset with

respect to the nominal M integer value. For center spread,

the SS_OFFSET is set to '0' so that the spread spectrum

waveform is centered about the nominal M (Mnom) value.

For down spread, the SS_OFFSET > '0' such the spread

spectrum waveform is centered about the (Mideal -1

+SS_Offset) value. The downspread percentage can be

thought of in terms of center spread. For example, a

downspread of -1% can also be considered as a center

spread of 0.5% but with Mnom shifted down by one and

offset. The SS_OFFSET has integer values ranging from 0

to 63.

Modulation frequency:

FPFD = FIN / D (Eq. 6)

F^VCO= FPFD * MNOM (Eq. 7)

F^SSC= FPFD / (4 * Nssc * Tssc) (Eq. 8)

Spread:

Σ∆ = SD0 + SD1 + SD2 + …+ SD11

the number of samples used depends on the NSSC value

Σ∆< 63 - SS_OFFSET

SD[3:0]

These bits are used to shape the profile of the spread

spectrum waveform. These are delta-encoded samples of

the waveform. There are twelve sets of SD samples. The

NSSC bits determine how many of these samples are used

for the waveform. The sum of these delta-encoded samples

(sigma delta- encoded samples) determine the amount of

spread and should not exceed (63 - SS_OFFSET). The

maximum spread is inversely proportional to the nominal M

integer value.

Spread% = (Σ∆ * 100)/(64 * (2*N[11:0] + A[3:0] + 1) (Eq. 9)

Max Spread% / 100 = 1 / M^NOMor 2 / MNOM (X2=1)

DITH

This bit is used for dithering the sigma-delta-encoded

samples. This will randomize the least-significant bit of the

input to the spread spectrum modulator. Set the bit to '1' to

enable dithering.

This bit will double the total value of the

sigma-delta-encoded-samples which will increase the

amplitude of the spread spectrum waveform by a factor of

two. When X2 is '0', the amplitude remains nominal but if set

to '1', the amplitude is increased by x2. The following

equations govern how the spread spectrum is set:

T^SSC= TSSC[3:0] + 2 (Eq. 2)

N^SSC= NSSC[2:0] * 2 (Eq. 3)

SD[3:0]^K= SJ+1(unencoded) - SJ(unencoded) (Eq. 4)

where S^Jis the unencoded sample out of a possible 12 and

SD^Kis the delta-encoded sample out of a possible 12.

Amplitude = ((2*N[11:0] + A[3:0] + 1) * Spread% / 100) /2

(Eq. 5)

IDT® EEPROM PROGRAMMABLE CLOCK GENERATOR

IDT5V49EE904 REV H 022310

1...5 6 789 10 11...29

中文翻译

下载PDF

5V49EE904NLGI 替代型号

型号	品牌	替代类型	描述	数据表
5V49EE904NLGI8	IDT	完全替代	EEPROM PROGRAMMABLE CLOCK GENERATOR

与5V49EE904NLGI相关器件

型号	品牌	获取价格	描述	数据表
5V49EE904NLGI8	IDT	获取价格	EEPROM PROGRAMMABLE CLOCK GENERATOR
5V50009DCG	IDT	获取价格	SPREAD SPECTRUM CLOCK GENERATOR
5V50009DCG8	IDT	获取价格	SPREAD SPECTRUM CLOCK GENERATOR
5V50012LCG	IDT	获取价格	PLL Based Clock Driver, 5V Series, 1 True Output(s), 0 Inverted Output(s), CMOS, LCC-16
5V50012LCG8LF	IDT	获取价格	PLL Based Clock Driver, 5V Series, 1 True Output(s), 0 Inverted Output(s), CMOS, ROHS COMP
5V50012LCGLF	IDT	获取价格	PLL Based Clock Driver, 5V Series, 1 True Output(s), 0 Inverted Output(s), CMOS, ROHS COMP
5V50013PGG	IDT	获取价格	Clock Driver, 5V Series, 1 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, ROHS COMPLIA
5V50013PGG8	IDT	获取价格	Clock Driver, 5V Series, 1 True Output(s), 0 Inverted Output(s), CMOS, PDSO8
5V50015DCG	IDT	获取价格	LOW EMI CLOCK GENERATOR
5V50015DCG8	IDT	获取价格	LOW EMI CLOCK GENERATOR

与5V49EE904NLGI相关文章

DS1307资料解析：特性、引脚说明、替代推荐
2024-06-07

1
HT1621B资料手册全面解析：引脚功能、电气参数及替换型号推荐
2024-06-07

2
深入解读IR2103资料手册：引脚说明、电气参数及替换型号推荐
2024-06-06

5
L7805CV手册解读：引脚说明、替代型号推荐、好坏检测
2024-06-06

3

产品中心

服务支持

精选活动

关于我们

帮助中心

5V49EE904NLGI

5V49EE904NLGI 技术参数

5V49EE904NLGI 数据手册

5V49EE904NLGI 替代型号

与5V49EE904NLGI相关器件

与5V49EE904NLGI相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

5V49EE904NLGI

5V49EE904NLGI 技术参数

5V49EE904NLGI 数据手册

5V49EE904NLGI 替代型号

与5V49EE904NLGI相关器件

与5V49EE904NLGI相关文章

您还可以找

您在本页遇到什么问题？