5V2305S DATASHEET
Pin Assignments
GND
VDD
Q0
ICLK
VDD
VDD
Q4
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
GND
Q0
1
2
3
4
5
10
9
ICLK
Q4
Q1
8
Q3
GND
Q1
GND
Q3
Q2
7
OE
Q2
VDD
6
GND
VDD
GND
VDD
OE
10-pin DFN (2x2mm)
16-pin (173 mil) TSSOP
Pin Descriptions
Pin Name
Pin Number
Pin Type
Pin Description
16-pin TSSOP 10-pin DFN
VDD
GND
ICLK
Q0
2, 7, 10, 14, 15
5
1, 6
10
2
Power DC power supply. Connect to 1.8V to 3.3V.
Power Power supply ground.
1, 4, 8, 12
16
3
Input
Reference input clock.
Output Clock Output 0. Same frequency as CLKIN.
Output Clock Output 1. Same frequency as CLKIN.
Output Clock Output 2. Same frequency as CLKIN.
Output Clock Output 3. Same frequency as CLKIN.
Output Clock Output 4. Same frequency as CLKIN.
Q1
5
3
Q2
6
4
Q3
11
13
8
Q4
9
Active High Output Enable pin. When this pin is high, all outputs are
enabled and active. When this pin is low, all outputs are driven low.
OE
9
7
Input
External Components
A minimum number of external components are required for proper operation. A decoupling capacitor of 0.01µF should be
connected between VDD on pin 2 and GND on pin 4, as close to the device as possible. A 33 series terminating resistor may
be used on each clock output if the trace is longer than 1 inch.
To achieve the low output skew that the 5V2305S is capable of, careful attention must be paid to board layout. Essentially, all
five outputs must have identical terminations, identical loads and identical trace geometries. If they do not, the output skew will
be degraded. For example, using a 30 series termination on one output (with 33 on the others) will cause at least 15 ps of
skew.
HIGH-PERFORMANCE 1 TO 5 CLOCK BUFFER
2
AUGUST 1, 2016