5秒后页面跳转
5V2305SNTGK PDF预览

5V2305SNTGK

更新时间: 2024-02-09 14:56:00
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
10页 126K
描述
High-Performance 1 to 5 Clock Buffer

5V2305SNTGK 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Preview零件包装代码:DFN
包装说明:,针数:10
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.72JESD-609代码:e3
湿度敏感等级:1峰值回流温度(摄氏度):260
端子面层:Tin (Sn)处于峰值回流温度下的最长时间:NOT SPECIFIED
Base Number Matches:1

5V2305SNTGK 数据手册

 浏览型号5V2305SNTGK的Datasheet PDF文件第1页浏览型号5V2305SNTGK的Datasheet PDF文件第3页浏览型号5V2305SNTGK的Datasheet PDF文件第4页浏览型号5V2305SNTGK的Datasheet PDF文件第5页浏览型号5V2305SNTGK的Datasheet PDF文件第6页浏览型号5V2305SNTGK的Datasheet PDF文件第7页 
5V2305S DATASHEET  
Pin Assignments  
GND  
VDD  
Q0  
ICLK  
VDD  
VDD  
Q4  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
GND  
Q0  
1
2
3
4
5
10  
9
ICLK  
Q4  
Q1  
8
Q3  
GND  
Q1  
GND  
Q3  
Q2  
7
OE  
Q2  
VDD  
6
GND  
VDD  
GND  
VDD  
OE  
10-pin DFN (2x2mm)  
16-pin (173 mil) TSSOP  
Pin Descriptions  
Pin Name  
Pin Number  
Pin Type  
Pin Description  
16-pin TSSOP 10-pin DFN  
VDD  
GND  
ICLK  
Q0  
2, 7, 10, 14, 15  
5
1, 6  
10  
2
Power DC power supply. Connect to 1.8V to 3.3V.  
Power Power supply ground.  
1, 4, 8, 12  
16  
3
Input  
Reference input clock.  
Output Clock Output 0. Same frequency as CLKIN.  
Output Clock Output 1. Same frequency as CLKIN.  
Output Clock Output 2. Same frequency as CLKIN.  
Output Clock Output 3. Same frequency as CLKIN.  
Output Clock Output 4. Same frequency as CLKIN.  
Q1  
5
3
Q2  
6
4
Q3  
11  
13  
8
Q4  
9
Active High Output Enable pin. When this pin is high, all outputs are  
enabled and active. When this pin is low, all outputs are driven low.  
OE  
9
7
Input  
External Components  
A minimum number of external components are required for proper operation. A decoupling capacitor of 0.01µF should be  
connected between VDD on pin 2 and GND on pin 4, as close to the device as possible. A 33series terminating resistor may  
be used on each clock output if the trace is longer than 1 inch.  
To achieve the low output skew that the 5V2305S is capable of, careful attention must be paid to board layout. Essentially, all  
five outputs must have identical terminations, identical loads and identical trace geometries. If they do not, the output skew will  
be degraded. For example, using a 30series termination on one output (with 33on the others) will cause at least 15 ps of  
skew.  
HIGH-PERFORMANCE 1 TO 5 CLOCK BUFFER  
2
AUGUST 1, 2016  

与5V2305SNTGK相关器件

型号 品牌 描述 获取价格 数据表
5V2305SNTGK8 IDT High-Performance 1 to 5 Clock Buffer

获取价格

5V2305SPGGK IDT High-Performance 1 to 5 Clock Buffer

获取价格

5V2305SPGGK8 IDT High-Performance 1 to 5 Clock Buffer

获取价格

5V2310NRGI IDT 2.5V TO 3.3V HIGH PERFORMANCE CLOCK BUFFER

获取价格

5V2310NRGI8 IDT 2.5V TO 3.3V HIGH PERFORMANCE CLOCK BUFFER

获取价格

5V2310NRI IDT Clock Driver, 5V Series, 10 True Output(s), 0 Inverted Output(s), CMOS, PQCC20, PLASTIC, V

获取价格