5秒后页面跳转
5P49EE602NLGI8 PDF预览

5P49EE602NLGI8

更新时间: 2024-01-08 07:48:33
品牌 Logo 应用领域
艾迪悌 - IDT 时钟发生器
页数 文件大小 规格书
25页 438K
描述
VERSACLOCK? LOW POWER CLOCK GENERATOR

5P49EE602NLGI8 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Not Recommended零件包装代码:VFQFPN
包装说明:HVQCCN, LCC24,.16SQ,20针数:24
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.29
JESD-30 代码:S-XQCC-N24JESD-609代码:e3
长度:4 mm湿度敏感等级:3
端子数量:24最高工作温度:85 °C
最低工作温度:-40 °C最大输出时钟频率:120 MHz
封装主体材料:UNSPECIFIED封装代码:HVQCCN
封装等效代码:LCC24,.16SQ,20封装形状:SQUARE
封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE峰值回流温度(摄氏度):260
电源:1.8 V主时钟/晶体标称频率:40 MHz
认证状态:Not Qualified座面最大高度:1 mm
子类别:Clock Generators最大供电电压:1.89 V
最小供电电压:1.71 V标称供电电压:1.8 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn) - annealed
端子形式:NO LEAD端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:4 mmuPs/uCs/外围集成电路类型:CLOCK GENERATOR, VIDEO
Base Number Matches:1

5P49EE602NLGI8 数据手册

 浏览型号5P49EE602NLGI8的Datasheet PDF文件第6页浏览型号5P49EE602NLGI8的Datasheet PDF文件第7页浏览型号5P49EE602NLGI8的Datasheet PDF文件第8页浏览型号5P49EE602NLGI8的Datasheet PDF文件第10页浏览型号5P49EE602NLGI8的Datasheet PDF文件第11页浏览型号5P49EE602NLGI8的Datasheet PDF文件第12页 
IDT5P49EE602  
VERSACLOCK® LOW POWER CLOCK GENERATOR  
EEPROM CLOCK GENERATOR  
SEL[1:0] Function  
The IDT5P49EE602 can support up to three unique  
configurations. Users may pre-programmed all these  
configurations, and select the configurations using SEL[1:0]  
pins. Alternatively, users may use I2C interface to configure  
these registers on- the-fly.  
Always power with SEL1=1 and/or SEL0=1.  
Power Down/Sleep Mode is selected by the No_PD bit.  
No_PD=0 enables Power Down mode with no outputs.  
No_PD=1 enables sleep mode with 32kHz output on OUT4.  
SEL1  
SEL0  
Configuration Selections  
Power Down/Sleep Mode  
0
0
1
1
0
1
0
1
Select CONFIG0  
Select CONFIG1  
Select CONFIG2  
a single 3.3V power supply. Each output can support 1.8V/  
2.5V or 3.3V LVCMOS. VDDO1 must have the highest  
voltage of any pin on the device. VDDO2 and VDDO3 may  
have any value between 1.8V and VDDO1.  
Configuration OUTx IO Standard  
Users can configure the individual output IO standard from  
Programming the Device  
2
I C may be used to program the IDT5P49EE602.  
The frame formats are shown in the following illustration.  
– Device (slave) address = 7'b1101010  
I2C Programming  
The IDT5P49EE602 is programmed through an I2C-Bus  
serial interface, and is an I2C slave device. The read and  
write transfer formats are supported. The first byte of data  
after a write frame to the correct slave address is interpreted  
as the register address; this address auto-increments after  
each byte written or read.  
Framing  
2
First Byte Transmitted on I C Bus  
®
IDT™ VERSACLOCK LOW POWER CLOCK GENERATOR  
9
IDT5P49EE602 REV C 061110  

与5P49EE602NLGI8相关器件

型号 品牌 描述 获取价格 数据表
5P49EE801NDGI IDT VERSACLOCK? LOW POWER CLOCK GENERATOR

获取价格

5P49EE801NDGI8 IDT VERSACLOCK? LOW POWER CLOCK GENERATOR

获取价格

5P49EE802NDGI IDT VERSACLOCK? LOW POWER CLOCK GENERATOR

获取价格

5P49EE802NDGI8 IDT VERSACLOCK? LOW POWER CLOCK GENERATOR

获取价格

5P49EE805NDGI IDT Video Clock Generator, 100MHz, CMOS, 4 X 4 MM, ROHS COMPLIANT, VFQFPN-28

获取价格

5P49EE805NDGI8 IDT Video Clock Generator, 100MHz, CMOS, 4 X 4 MM, ROHS COMPLIANT, VFQFPN-28

获取价格