5秒后页面跳转
5CEBA2F17C6 PDF预览

5CEBA2F17C6

更新时间: 2024-10-28 19:29:31
品牌 Logo 应用领域
英特尔 - INTEL 可编程逻辑
页数 文件大小 规格书
64页 1355K
描述
Field Programmable Gate Array, PBGA256, FBGA-256

5CEBA2F17C6 技术参数

生命周期:Active包装说明:LBGA,
Reach Compliance Code:compliant风险等级:5.57
JESD-30 代码:S-PBGA-B256长度:17 mm
端子数量:256最高工作温度:85 °C
最低工作温度:封装主体材料:PLASTIC/EPOXY
封装代码:LBGA封装形状:SQUARE
封装形式:GRID ARRAY, LOW PROFILE可编程逻辑类型:FIELD PROGRAMMABLE GATE ARRAY
座面最大高度:1.55 mm最大供电电压:1.13 V
最小供电电压:1.07 V标称供电电压:1.1 V
表面贴装:YES温度等级:OTHER
端子形式:BALL端子节距:1 mm
端子位置:BOTTOM宽度:17 mm
Base Number Matches:1

5CEBA2F17C6 数据手册

 浏览型号5CEBA2F17C6的Datasheet PDF文件第6页浏览型号5CEBA2F17C6的Datasheet PDF文件第7页浏览型号5CEBA2F17C6的Datasheet PDF文件第8页浏览型号5CEBA2F17C6的Datasheet PDF文件第10页浏览型号5CEBA2F17C6的Datasheet PDF文件第11页浏览型号5CEBA2F17C6的Datasheet PDF文件第12页 
Electrical Characteristics  
Page 9  
Table 9 lists the Cyclone V OCT without calibration resistance tolerance to PVT  
changes.  
Table 9. OCT Without Calibration Resistance Tolerance Specifications for Cyclone V Devices  
Resistance Tolerance  
Symbol  
Description  
Conditions (V)  
CCIO = 3.0 and 2.5  
CCIO = 1.8 and 1.5  
Unit  
%
–C6  
–C7, –I7  
–C8, –A7  
Internal series termination  
without calibration  
(25-Ω setting)  
25-Ω RS  
V
V
30  
40  
40  
40  
50  
40  
40  
50  
40  
Internal series termination  
without calibration  
(25-Ω setting)  
25-Ω RS  
25-Ω RS  
50-Ω RS  
50-Ω RS  
50-Ω RS  
100-Ω RD  
30  
35  
30  
30  
35  
25  
40  
50  
40  
40  
50  
40  
%
Internal series termination  
without calibration  
(25-Ω setting)  
VCCIO = 1.2  
%
Internal series termination  
without calibration (50-Ω  
setting)  
V
CCIO = 3.0 and 2.5  
CCIO = 1.8 and 1.5  
%
Internal series termination  
without calibration  
(50-Ω setting)  
V
%
Internal series termination  
without calibration  
(50-Ω setting)  
V
CCIO = 1.2  
CCIO = 2.5  
%
Internal differential  
termination (100-Ω  
setting)  
V
%
Use Table 10 to determine the OCT variation after power-up calibration and  
Equation 1 to determine the OCT variation without recalibration.  
(2), (3), (4), (5), (6)  
Equation 1. OCT Variation Without Recalibration (1),  
dR  
dT  
dR  
dV  
ROCT = RSCAL 1 + ------ × ΔT------- × ΔV〉  
Notes to Equation 1:  
(1) The ROCT value calculated from Equation 1 shows the range of OCT resistance with the variation of temperature and  
VCCIO  
.
(2) RSCAL is the OCT resistance value at power-up.  
(3) ΔT is the variation of temperature with respect to the temperature at power up.  
(4) ΔV is the variation of voltage with respect to VCCIO at power up.  
(5) dR/dT is the percentage change of RSCAL with temperature.  
(6) dR/dV is the percentage change of RSCAL with voltage.  
December 2013 Altera Corporation  
Cyclone V Device Datasheet  

与5CEBA2F17C6相关器件

型号 品牌 获取价格 描述 数据表
5CEBA2F17C6N ALTERA

获取价格

Field Programmable Gate Array, PBGA256, ROHS COMPLIANT, FBGA-256
5CEBA2F17C7 INTEL

获取价格

Field Programmable Gate Array, PBGA256, FBGA-256
5CEBA2F17C7N ALTERA

获取价格

Field Programmable Gate Array, PBGA256, ROHS COMPLIANT, FBGA-256
5CEBA2F17C8 INTEL

获取价格

Field Programmable Gate Array, PBGA256, FBGA-256
5CEBA2F17C8N ALTERA

获取价格

Field Programmable Gate Array, PBGA256, ROHS COMPLIANT, FBGA-256
5CEBA2F17I7 INTEL

获取价格

Field Programmable Gate Array, PBGA256, FBGA-256
5CEBA2F17I7N ALTERA

获取价格

Field Programmable Gate Array, PBGA256, ROHS COMPLIANT, FBGA-256
5CEBA2F23C6N INTEL

获取价格

Field Programmable Gate Array, PBGA484, ROHS COMPLIANT, FBGA-484
5CEBA2F23C7 INTEL

获取价格

Field Programmable Gate Array, PBGA484, FBGA-484
5CEBA2F23C7N ALTERA

获取价格

Field Programmable Gate Array, PBGA484, ROHS COMPLIANT, FBGA-484