Datasheet > 5962-9473002MXC

5962-9473002MXC

更新时间： 2024-11-14 21:17:59

品牌	Logo	应用领域
赛灵思 - XILINX		时钟栅可编程逻辑
页数	文件大小	规格书
68页	685K
描述
Field Programmable Gate Array, 576 CLBs, 10000 Gates, 90.9MHz, 1368-Cell, CMOS, CPGA223, CERAMIC, PGA-223

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

5962-9473002MXC 技术参数

生命周期：	Obsolete	零件包装代码：	PGA
包装说明：	PGA, PGA223,18X18	针数：	223
Reach Compliance Code：	unknown	ECCN代码：	3A001.A.2.C
HTS代码：	8542.39.00.01	风险等级：	5.62
最大时钟频率：	90.9 MHz	CLB-Max的组合延迟：	6 ns
JESD-30 代码：	S-CPGA-P223	JESD-609代码：	e4
长度：	47.244 mm	可配置逻辑块数量：	576
等效关口数量：	10000	输入次数：	192
逻辑单元数量：	1368	输出次数：	192
端子数量：	223	最高工作温度：	125 °C
最低工作温度：	-55 °C	组织：	576 CLBS, 10000 GATES
封装主体材料：	CERAMIC, METAL-SEALED COFIRED	封装代码：	PGA
封装等效代码：	PGA223,18X18	封装形状：	SQUARE
封装形式：	GRID ARRAY	电源：	5 V
可编程逻辑类型：	FIELD PROGRAMMABLE GATE ARRAY	认证状态：	Not Qualified
筛选级别：	MIL-STD-883	座面最大高度：	4.318 mm
子类别：	Field Programmable Gate Arrays	标称供电电压：	5 V
表面贴装：	NO	技术：	CMOS
温度等级：	MILITARY	端子面层：	GOLD
端子形式：	PIN/PEG	端子节距：	2.54 mm
端子位置：	PERPENDICULAR	宽度：	47.244 mm
Base Number Matches：	1

5962-9473002MXC 数据手册

XC4000E and XC4000X Series Field

Programmable Gate Arrays

May 14, 1999 (Version 1.6)

Product Specification

XC4000E and XC4000X Series

Features

Low-Voltage Versions Available

•

Low-Voltage Devices Function at 3.0 - 3.6 Volts

XC4000XL: High Performance Low-Voltage Versions of

XC4000EX devices

Note: Information in this data sheet covers the XC4000E,

XC4000EX, and XC4000XL families. A separate data sheet

covers the XC4000XLA and XC4000XV families. Electrical

Speciﬁcations and package/pin information are covered in

separate sections for each family to make the information

easier to access, review, and print. For access to these sec-

tions, see the Xilinx WEBLINX web site at

Additional XC4000X Series Features

•

Highest Performance — 3.3 V XC4000XL

Highest Capacity — Over 180,000 Usable Gates

5 V tolerant I/Os on XC4000XL

0.35 µm SRAM process for XC4000XL

Additional Routing Over XC4000E

http://www.xilinx.com/partinfo/databook.htm#xc4000.

•

System featured Field-Programmable Gate Arrays

almost twice the routing capacity for high-density

designs

Select-RAM^TMmemory: on-chip ultra-fast RAM with

synchronous write option

dual-port RAM option

•

Buffered Interconnect for Maximum Speed Blocks

Improved VersaRing^TMI/O Interconnect for Better Fixed

Pinout Flexibility

Fully PCI compliant (speed grades -2 and faster)

Abundant ﬂip-ﬂops

Flexible function generators

Dedicated high-speed carry logic

Wide edge decoders on each edge

Hierarchy of interconnect lines

Internal 3-state bus capability

Eight global low-skew clock or signal distribution

networks

•

12 mA Sink Current Per XC4000X Output

Flexible New High-Speed Clock Network

Eight additional Early Buffers for shorter clock delays

Virtually unlimited number of clock signals

•

Optional Multiplexer or 2-input Function Generator on

Device Outputs

Four Additional Address Bits in Master Parallel

Conﬁguration Mode

XC4000XV Family offers the highest density with

0.25 µm 2.5 V technology

•

System Performance beyond 80 MHz

Flexible Array Architecture

Low Power Segmented Routing Architecture

Systems-Oriented Features

Introduction

IEEE 1149.1-compatible boundary scan logic

support

XC4000 Series high-performance, high-capacity Field Pro-

grammable Gate Arrays (FPGAs) provide the beneﬁts of

custom CMOS VLSI, while avoiding the initial cost, long

development cycle, and inherent risk of a conventional

masked gate array.

Individually programmable output slew rate

Programmable input pull-up or pull-down resistors

12 mA sink current per XC4000E output

•

Conﬁgured by Loading Binary File

Unlimited re-programmability

Read Back Capability

The result of thirteen years of FPGA design experience and

feedback from thousands of customers, these FPGAs com-

bine architectural versatility, on-chip Select-RAM memory

with edge-triggered and dual-port modes, increased

speed, abundant routing resources, and new, sophisticated

software to achieve fully automated implementation of

complex, high-density, high-performance designs.

Program veriﬁcation

Internal node observability

•

Backward Compatible with XC4000 Devices

Development System runs on most common computer

platforms

Interfaces to popular design environments

Fully automatic mapping, placement and routing

Interactive design editor for design optimization

The XC4000E and XC4000X Series currently have 20

members, as shown in Table 1.

May 14, 1999 (Version 1.6)

6-5

12 3 4 5 6 7...68

中文翻译

下载PDF

与5962-9473002MXC相关器件

型号	品牌	获取价格	描述	数据表
5962-9473002MXX	ETC	获取价格	Field Programmable Gate Array (FPGA)
5962-9473002MYX	XILINX	获取价格	Field Programmable Gate Array, CMOS, CQFP228, BRAZED, CERAMIC, QFP-228
5962-9473002MZX	XILINX	获取价格	Field Programmable Gate Array, CMOS, CQFP228, BRAZED, CERAMIC, QFP-228
5962-9473201M2A	WEDC	获取价格	IC VREG FIXED POSITIVE REGULATOR, Fixed Positive Single Output Standard Regulator
5962-9473201MCA	WEDC	获取价格	Fixed Positive Standard Regulator
5962-9473201MCX	WEDC	获取价格	IC VREG FIXED POSITIVE REGULATOR, Fixed Positive Single Output Standard Regulator
5962-9473201Q2X	ETC	获取价格	Positive Fixed Voltage Regulator
5962-9473201QCX	ETC	获取价格	Positive Fixed Voltage Regulator
5962-9473301MXC	ALTERA	获取价格	Loadable PLD, CMOS, CPGA232, CERAMIC, PGA-232
5962-9473301MXX	ETC	获取价格	Field Programmable Gate Array (FPGA)

与5962-9473002MXC相关文章

国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

28
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

11
AMD宣布全球裁员约1000人，调整战略聚焦增长
2024-11-14

13
英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

34

产品中心

服务支持

精选活动

关于我们

帮助中心

5962-9473002MXC

5962-9473002MXC 技术参数

5962-9473002MXC 数据手册

与5962-9473002MXC相关器件

与5962-9473002MXC相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

5962-9473002MXC

5962-9473002MXC 技术参数

5962-9473002MXC 数据手册

与5962-9473002MXC相关器件

与5962-9473002MXC相关文章

您还可以找

您在本页遇到什么问题？