5秒后页面跳转
捷配首页

Datasheet > 5962-8866203YA
5962-8866203YA PDF预览

5962-8866203YA

更新时间： 2024-10-28 19:45:31
品牌 Logo 应用领域
艾迪悌 - IDT 静态存储器内存集成电路
页数 文件大小 规格书
16页 161K
描述
Standard SRAM, 32KX8, 55ns, CMOS, CQCC32, LCC-32

阅读下载

中文翻译

获取价格

5962-8866203YA 技术参数

是否无铅： 含铅是否Rohs认证： 不符合
生命周期：Obsolete零件包装代码：QFJ
包装说明：QCCN, LCC32,.45X.55针数：32
Reach Compliance Code：compliantECCN代码：3A001.A.2.C
HTS代码：8542.32.00.41风险等级：5.22
最长访问时间：55 nsI/O 类型：COMMON
JESD-30 代码：R-CQCC-N32JESD-609代码：e0
长度：13.97 mm内存密度：262144 bit
内存集成电路类型：STANDARD SRAM内存宽度：8
功能数量：1端口数量：1
端子数量：32字数：32768 words
字数代码：32000工作模式：ASYNCHRONOUS
最高工作温度：125 °C最低工作温度：-55 °C
组织：32KX8输出特性：3-STATE
可输出：YES封装主体材料：CERAMIC, METAL-SEALED COFIRED
封装代码：QCCN封装等效代码：LCC32,.45X.55
封装形状：RECTANGULAR封装形式：CHIP CARRIER
并行/串行：PARALLEL峰值回流温度（摄氏度）：225
电源：5 V认证状态：Not Qualified
筛选级别：38535Q/M;38534H;883B座面最大高度：3.048 mm
最大待机电流：0.02 A最小待机电流：4.5 V
子类别：SRAMs最大压摆率：0.15 mA
最大供电电压 (Vsup)：5.5 V最小供电电压 (Vsup)：4.5 V
标称供电电压 (Vsup)：5 V表面贴装：YES
技术：CMOS温度等级：MILITARY
端子面层：TIN LEAD端子形式：NO LEAD
端子节距：1.27 mm端子位置：QUAD
处于峰值回流温度下的最长时间：30宽度：11.43 mm
Base Number Matches：1

5962-8866203YA 数据手册

 浏览型号5962-8866203YA的Datasheet PDF文件第2页浏览型号5962-8866203YA的Datasheet PDF文件第3页浏览型号5962-8866203YA的Datasheet PDF文件第4页浏览型号5962-8866203YA的Datasheet PDF文件第5页浏览型号5962-8866203YA的Datasheet PDF文件第6页浏览型号5962-8866203YA的Datasheet PDF文件第7页 
BiCMOS Static RAM  
IDT71216  
240K (16K x 15-Bit)  
Cache-Tag RAM  
for PowerPC™ and RISC Processors  
stored TAG bits and the current Tag input data. An active HIGH  
MATCH output is generated when these two groups of data are the  
same for a given address. This high-speed MATCH signal, with tADM  
as fast as 8ns, provides the fastest possible enabling of secondary  
cache accesses.  
Features  
◆
16K x 15 Configuration  
– 12 TAG Bits  
– 3 Separate I/O Status Bits (Valid, Dirty, Write Through)  
Match output uses Valid bit to qualify MATCH output  
High-Speed Address-to-Match comparison times  
◆
The three separate I/O status bits (VLD, DTY, and WT) can be  
configured for either dedicated or generic functionality, depending on  
the SFUNC input pin. With SFUNC LOW, the status bits are defined  
and used internally by the device, allowing easier determination of  
the validity and use of the given Tag data. SFUNC HIGH releases the  
defined internal status bit usage and control, allowing the user to  
configure the status bit information to fit his system needs. A synchro-  
nous RESET pin, when held LOW at a rising clock edge, will reset all  
status bits in the array for easy invalidation of all Tag addresses.  
The IDT71216 also provides the option for Transfer Acknowledge  
(TA) generation within the cache tag itself, based upon MATCH, VLD  
bit, WT bit, and external inputs provided by the user. This can  
significantly simplify cache controller logic and minimize cache  
decision time. Match and Read operations are both asynchronous  
in order to provide the fastest access times possible, while Write  
operations are synchronous for ease of system timing.  
The IDT71216 uses a 5V power supply on Vcc, with separate  
VCCQ pins provided for the outputs to offer compliance with both 5V  
TTL and 3.3V LVTTL Logic levels. The PWRDN pin offers a low-  
power standby mode to reduce power consumption by 90%, provid-  
ing significant system power savings.  
The IDT71216 is fabricated using IDT’s high-performance, high-  
reliability BiCMOS technology and is offered in a space-saving 80-  
pin plastic Thin Quad Flat Pack (TQFP) package.  
◆
– 8/9/10/12ns over commercial temperature range  
TA circuitry included inside the Cache-Tag for highest  
speed operation  
◆
◆
Asynchronous Read/Match operation with Synchronous  
Write and Reset operation  
◆
Separate WE for the TAG bits and the Status bits  
◆
Separate OE for the TAG bits, the Status bits, and TA  
◆
Synchronous RESET pin for invalidation of all Tag  
entries  
◆
Dual Chip selects for easy depth expansion with no  
performance degredation  
I/O pins both 5V TTL and 3.3V LVTTL compatible with  
◆
VCCQ pins  
◆
PWRDN pin to place device in low-power mode  
Packaged in a 80-pin plastic Thin Quad Flat Pack (TQFP).  
◆
Description  
The IDT71216 is a 245,760-bit Cache Tag Static RAM, orga-  
nized 16K x 15 and designed to support PowerPC and other RISC  
processors at bus speeds up to 66MHz. There are twelve common  
I/O TAG bits, with the remaining three bits used as status bits. A 12-  
bit comparator is on-chip to allow fast comparison of the twelve  
Pin Descriptions  
0
13  
A – A  
Address Inputs  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
CLK  
TAH  
System Clock  
Input  
Input  
Input  
Input  
Output  
I/O  
Chip Selects  
CS1, CS2  
WET  
TA Force High  
Write Enable – Tag Bits  
Write Enable – Status Bits  
Output Enable – Tag Bits  
Output Enable – Status Bits  
Status Bit Reset  
TAOE  
TAIN  
TA  
TA Output Enable  
Additional TA Input  
Transfer Acknowledge  
Tag Data Input/Outputs  
WES  
OET  
0
11  
TAG – TAG  
OES  
OUT 1OUT  
VLD /S  
1
Valid Bit/S Bit Output  
Output  
Output  
RESET  
PWRDN  
SFUNC  
TT1  
OUT 2OUT  
DTY /S  
2
Powerdown Mode Control Pin  
Status Bit Function Control Pin  
Dirty Bit/S Bit Output  
OUT 3OUT  
WT /S  
3
Write Through Bit/S Bit Output Output  
Read/Write Input from Processor Input  
MATCH  
Match  
Output  
Pwr  
IN 1IN  
1
CC  
V
VLD /S  
Valid Bit/S Bit Input  
Input  
Input  
Input  
+5V Power  
Output Buffer Power  
Ground  
IN 2IN  
2
CCQ  
V
DTY /S  
Dirty Bit/S Bit Input  
QPwr  
Gnd  
IN 3IN  
3
SS  
V
WT /S  
Write Through Bit/S Bit Input  
3067 tbl 01  
PowerPC is a trademark of International Business Machines, Inc.  
OCTOBER 1999  
1
©1999 Integrated Device Technology, Inc.  
DSC-3067/04  
1234567...16

中文翻译

下载PDF

与5962-8866203YA相关器件

型号 品牌 获取价格 描述 数据表
5962-8866203YC MICROSS

获取价格

 		Standard SRAM, 32KX8, 55ns, CMOS, CQCC32, CERAMIC, LCC-32
5962-8866203YX TEMIC

获取价格

 		Standard SRAM, 32KX8, 55ns, CMOS, CQCC32,
5962-8866203ZX ETC

获取价格

 		x8 SRAM
5962-8866204LC MICROSS

获取价格

 		Standard SRAM, 32KX8, 45ns, CMOS, CDIP28, 0.300 INCH, CERAMIC, DIP-28
5962-8866204LX MICROSS

获取价格

 		Standard SRAM, 32KX8, 45ns, CMOS, CDIP28, 0.300 INCH, CERAMIC, DIP-28
5962-8866204MA IDT

获取价格

 		Standard SRAM, 32KX8, 45ns, CMOS, CDFP28, CERPACK-28
5962-8866204MX IDT

获取价格

 		Standard SRAM, 32KX8, 45ns, CMOS, CDFP28, CERAMIC, FP-28
5962-8866204NA LOGIC

获取价格

 		Standard SRAM, 32KX8, 45ns, CMOS, CDIP28, CERAMIC, DIP-28
5962-8866204NA CYPRESS

获取价格

 		Standard SRAM, 32KX8, 45ns, CMOS, CDIP28, 0.300 INCH, CERDIP-28
5962-8866204NA TEMIC

获取价格

 		Standard SRAM, 32KX8, 45ns, CMOS, CDIP28,

与5962-8866203YA相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证