Datasheet > 552AC970M000DG

552AC970M000DG

更新时间： 2024-11-12 20:50:43

品牌	Logo	应用领域
芯科 - SILICON		/
页数	文件大小	规格书
14页	236K
描述
Oscillator

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

552AC970M000DG 技术参数

生命周期：	Active	Reach Compliance Code：	unknown
风险等级：	5.57	Base Number Matches：	1

552AC970M000DG 数据手册

Si552

REVISION D

DUAL FREQUENCY VOLTAGE-CONTROLLED CRYSTAL

OSCILLATOR (VCXO) 10 MHZ TO 1.4 GHZ

Features

ꢀ

Available with any-rate output

frequencies from 10–945 MHz and

selected frequencies to 1.4 GHz

ꢀ

Internal fixed crystal frequency

ensures high reliability and low

aging

Si5602

ꢀ

Two selectable output frequencies ꢀ Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

3rd generation DSPLL with superior

ꢀ

jitter performance

ꢀ

3x better frequency stability than

SAW-based oscillators

ꢀ

Pb-free/RoHS-compliant

Ordering Information:

Applications

See page 8.

ꢀ

SONET/SDH

xDSL

10 GbE LAN/WAN

ꢀ

Low-jitter clock generation

Optical modules

Clock and data recovery

Pin Assignments:

See page 7.

Description

The Si552 dual-frequency VCXO utilizes Silicon Laboratories’ advanced

DSPLL circuitry to provide a very low jitter clock for all output frequencies.

(Top View)

The Si552 is available with any-rate output frequency from 10 to 945 MHz

and selected frequencies to 1400 MHz. Unlike traditional VCXOs, where a

different crystal is required for each output frequency, the Si552 uses one

fixed crystal frequency to provide a wide range of output frequencies. This

IC-based approach allows the crystal resonator to provide exceptional

frequency stability and reliability. In addition, DSPLL clock synthesis

provides superior supply noise rejection, simplifying the task of generating

low-jitter clocks in noisy environments typically found in communication

systems. The Si552 IC-based VCXO is factory-configurable for a wide

variety of user specifications including frequency, supply voltage, output

format, tuning slope, and temperature stability. Specific configurations are

factory programmed at time of shipment, thereby eliminating the long lead

times associated with custom oscillators.

V_C

V_DD

CLK–

CLK+

GND

Functional Block Diagram

V_DD

CLK-

CLK+

Any-rate

10–1400 MHz

DSPLL^®

Fixed

Frequency XO

Clock Synthesis

ADC

V_C

GND

Rev. 0.6 6/07

Si552

12 3 4 5 6 7...14

中文翻译

下载PDF

与552AC970M000DG相关器件

型号	品牌	获取价格	描述	数据表
552AC970M000DGR	SILICON	获取价格	Oscillator
552AC970M000G	SILICON	获取价格	Oscillator
552AC970M000GR	SILICON	获取价格	Oscillator
552AD000012BG	SILICON	获取价格	LVPECL Output Clock Oscillator, 644.53125MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
552AD000012BGR	SILICON	获取价格	LVPECL Output Clock Oscillator, 644.53125MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
552AD000104DGR	SILICON	获取价格	Oscillator, 10MHz Min, 945MHz Max, 156.25MHz Nom
552AD000111DG	SILICON	获取价格	LVPECL Output Clock Oscillator, 10MHz Min, 945MHz Max, 707.35265MHz Nom, ROHS COMPLIANT PA
552AD000112DG	SILICON	获取价格	LVPECL Output Clock Oscillator, 10MHz Min, 945MHz Max, 644.53125MHz Nom, ROHS COMPLIANT PA
552AD000112DGR	SILICON	获取价格	Oscillator, 10MHz Min, 945MHz Max, 644.53125MHz Nom
552AD000116DGR	SILICON	获取价格	Oscillator, 10MHz Min, 945MHz Max, 669.32658MHz Nom

与552AC970M000DG相关文章

国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

23
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

8
AMD宣布全球裁员约1000人，调整战略聚焦增长
2024-11-14

9
英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

32

产品中心

服务支持

精选活动

关于我们

帮助中心

552AC970M000DG

552AC970M000DG 技术参数

552AC970M000DG 数据手册

与552AC970M000DG相关器件

与552AC970M000DG相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

552AC970M000DG

552AC970M000DG 技术参数

552AC970M000DG 数据手册

与552AC970M000DG相关器件

与552AC970M000DG相关文章

您还可以找

您在本页遇到什么问题？