PowerPC 403GC
32-Bit RISC
Data
Sheet
Embedded Controller
Overview
Features
The PowerPC 403GC 32-bit RISC embedded
controller offers high performance and functional
integration with low power consumption. The
403GC RISC CPU executes at sustained speeds
approaching one cycle per instruction. On-chip
caches and integrated DRAM and SRAM control
functions reduce chip count and design
complexity in systems, while improving system
throughput.
• PowerPC RISC CPU and instruction set
architecture
• Glueless interfaces to DRAM, SRAM,
ROM, and peripherals, including byte and
half-word devices
• Separate instruction cache and write-back
data cache, both two-way set-associative
• Memory management unit
–64-entry, fully associative TLB array
–Variable page size (1KB-16MB)
–Flexible TLB management
External I/O devices or SRAM/DRAM memory
banks can be directly attached to the 403GC bus
interface unit (BIU). Interfaces for up to eight
memory banks and I/O devices, including a
maximum of four DRAM banks, can be
configured individually, allowing the BIU to
manage devices or memory banks with differing
control, timing, or bus width requirements.
• Individually programmable on-chip
controllers for:
–Four DMA channels
–DRAM, SRAM, and ROM banks
–External interrupts
• Flexible interface to external bus masters
• Hardware multiplier and divider
• Thirty-two 32-bit general purpose registers
Interrupt
Timers
Controller
RISC Execution Unit
Applications
JTAG
Port
• Set-top boxes
Memory Management Unit
• Consumer electronics and video games
• Telecommunications and networking
• Office automation (printers, copiers, fax)
• Personal digital assistants (PDA)
Instruction
Cache Unit
Data
Cache Unit
Serial
Port
4-Channel
DMA
Controller
On-chip
Peripheral
Bus
Specifications
(Address
and
• 25MHz, 33MHz, and 40MHz versions
• Interfaces to both 3V and 5V technologies
Control)
Bus Interface Unit
• Low-power 3.3V operation with built-in
power management and stand-by mode
DRAM Controller
I/O Controller
• Low-cost 160 lead PQFP package
• 0.5 µm triple-level-metal CMOS
SRAM, ROM, I/O
Controls
DRAM
Controls
Data Address
Bus
Bus