5秒后页面跳转
2305-1DCGI PDF预览

2305-1DCGI

更新时间: 2024-11-12 12:28:15
品牌 Logo 应用领域
艾迪悌 - IDT RC网络时钟驱动器逻辑集成电路光电二极管
页数 文件大小 规格书
12页 186K
描述
3.3V ZERO DELAY CLOCK BUFFER No external RC network required

2305-1DCGI 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:SOIC
包装说明:SOP, SOP8,.25针数:8
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:0.66
系列:2305输入调节:STANDARD
JESD-30 代码:R-PDSO-G8JESD-609代码:e3
长度:4.9 mm逻辑集成电路类型:PLL BASED CLOCK DRIVER
最大I(ol):0.008 A湿度敏感等级:1
功能数量:1反相输出次数:
端子数量:8实输出次数:4
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP8,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):260电源:3.3 V
传播延迟(tpd):0.35 ns认证状态:Not Qualified
Same Edge Skew-Max(tskwd):0.25 ns座面最大高度:1.75 mm
子类别:Clock Drivers最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):3.3 V
表面贴装:YES温度等级:INDUSTRIAL
端子面层:Matte Tin (Sn) - annealed端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:3.9 mm
最小 fmax:133 MHzBase Number Matches:1

2305-1DCGI 数据手册

 浏览型号2305-1DCGI的Datasheet PDF文件第2页浏览型号2305-1DCGI的Datasheet PDF文件第3页浏览型号2305-1DCGI的Datasheet PDF文件第4页浏览型号2305-1DCGI的Datasheet PDF文件第5页浏览型号2305-1DCGI的Datasheet PDF文件第6页浏览型号2305-1DCGI的Datasheet PDF文件第7页 
IDT2305  
3.3V ZERO DELAY  
CLOCK BUFFER  
FEATURES:  
DESCRIPTION:  
• Phase-Lock Loop Clock Distribution  
• 10MHz to 133MHz operating frequency  
• Distributes one clock input to one bank of five outputs  
• Zero Input-Output Delay  
The IDT2305 is a high-speed phase-lock loop (PLL) clock buffer,  
designed to address high-speed clock distribution applications. The zero  
delay is achieved by aligning the phase between the incoming clock and  
the output clock, operable within the range of 10 to 133MHz.  
• Output Skew < 250ps  
The IDT2305 is an 8-pin version of the IDT2309. IDT2305 accepts one  
referenceinput,anddrivesoutfivelowskewclocks.The-1Hversionofthis  
device operates, up to 133MHz frequency and has a higher drive than the  
-1 device. All parts have on-chip PLLs which lock to an input clock on the  
REF pin. The PLL feedback is on-chip and is obtained from the CLKOUT  
pad. In the absence of an input clock, the IDT2305 enters power down. In  
• Low jitter <200 ps cycle-to-cycle  
• IDT2305-1 for Standard Drive  
• IDT2305-1H for High Drive  
• No external RC network required  
• Operates at 3.3V VDD  
• Power down mode  
• Available in SOIC/TSSOP packages  
this mode, the device will draw less than 25µA, the outputs are tri-stated,  
and the PLL is not running, resulting in a significant reduction of power.  
The IDT2305 is characterized for both Industrial and Commercial  
NOTE: EOL for non-green parts to occur on  
5/13/10 per PDN U-09-01  
operation.  
FUNCTIONALBLOCKDIAGRAM  
8
CLKOUT  
3
CLK1  
PLL  
1
Control  
Logic  
REF  
2
CLK2  
CLK3  
CLK4  
5
7
TheIDTlogoisaregisteredtrademarkofIntegratedDeviceTechnology,Inc.  
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES  
AUGUST 2009  
1
c
2009 Integrated Device Technology, Inc.  
DSC 5174/8  

2305-1DCGI 替代型号

型号 品牌 替代类型 描述 数据表
2305-1HDCGI IDT

完全替代

SOIC-8, Tube

与2305-1DCGI相关器件

型号 品牌 获取价格 描述 数据表
2305-1DCI IDT

获取价格

3.3V ZERO DELAY CLOCK BUFFER No external RC network required
2305-1HDC IDT

获取价格

3.3V ZERO DELAY CLOCK BUFFER No external RC network required
2305-1HDC8 IDT

获取价格

PLL Based Clock Driver, 2305 Series, 4 True Output(s), 0 Inverted Output(s), PDSO8, SOIC-8
2305-1HDCGI IDT

获取价格

SOIC-8, Tube
2305-1HDCI IDT

获取价格

3.3V ZERO DELAY CLOCK BUFFER No external RC network required
2305-1HDCI8 IDT

获取价格

PLL Based Clock Driver, 2305 Series, 4 True Output(s), 0 Inverted Output(s), PDSO8, SOIC-8
2305-1PGG IDT

获取价格

3.3V ZERO DELAY CLOCK BUFFER No external RC network required
2305-1PGGI IDT

获取价格

3.3V ZERO DELAY CLOCK BUFFER No external RC network required
2305-2 KR

获取价格

Bandpass Filter
2305-2-00-44-00-00-07-0 MILL-MAX

获取价格

PCB Terminal, PFOA, PFOS, ROHS AND REACH COMPLIANT