Datasheet > ZR36067PQC-LV

ZR36067PQC-LV

更新时间： 2024-01-01 19:18:56

品牌	Logo	应用领域
其他 - ETC		/
页数	文件大小	规格书
50页	364K
描述
Peripheral IC

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

ZR36067PQC-LV 技术参数

生命周期：	Obsolete	零件包装代码：	QFP
包装说明：	FQFP,	针数：	208
Reach Compliance Code：	unknown	风险等级：	5.82
地址总线宽度：	32	总线兼容性：	PCI; I2C
外部数据总线宽度：	32	JESD-30 代码：	S-PQFP-G208
长度：	28 mm	端子数量：	208
最高工作温度：	70 °C	最低工作温度：
封装主体材料：	PLASTIC/EPOXY	封装代码：	FQFP
封装形状：	SQUARE	封装形式：	FLATPACK, FINE PITCH
认证状态：	Not Qualified	座面最大高度：	4.15 mm
最大供电电压：	5.25 V	最小供电电压：	4.75 V
标称供电电压：	5 V	表面贴装：	YES
技术：	CMOS	温度等级：	COMMERCIAL
端子形式：	GULL WING	端子节距：	0.5 mm
端子位置：	QUAD	宽度：	28 mm
uPs/uCs/外围集成电路类型：	BUS CONTROLLER, PCI	Base Number Matches：	1

ZR36067PQC-LV 数据手册

Enhanced PCI Bus Multimedia Controller (Low-Voltage)

3.0 PIN DESCRIPTIONS (CONTINUED)

[1]

Symbol

Type

Direction

Description

I C bus clock (qualifies for a single master operation only).

SCL

I/O

General Purpose Programmable Inputs/Outputs (8 pins)

GPIO[7:0]

3-state

I/O

General purpose input/output pins. After hardware or software reset all 8 pins are configured as

inputs. Their logical levels are reflected as register bits. Any of the pins can be configured as

output. In this state its logical level is driven by a register bit. These pins may be used to monitor

or control various board-level functions. Also used to program the high byte of Subsystem ID.

Test Pins (2 pin)

ENID

Test

Used for IDD test. In normal operation must be connected to GND.

TEST

Test pin used in test mode only. In normal operation must be connected to GND.

Power (80 pins)

GND

ground

power

Ground (50 pins).

VDDIO

I/O power supply (5V) (23 pins).

Core power supply (3.3V) (7 pins)

VDDC

1. I - standard input-only • O - standard active driver • 3-state - bidirectional I/O pin • 3-state* - a special type of 3-state, as defined in the PCI spec. May be driven by

only one PCI agent at any time • OD - open drain, may be shared by multiple drivers, as a wired-or.

4.0 FUNCTIONAL OVERVIEW

The ZR36067-LV multimedia controller performs the following

functions:

4.1 Digital Video Path

4.1.1 Digital Video Front End (VFE)

• Interfacing to a YUV 4:2:2 digital video bus (e.g., Phillips

SAA7110 or SAA7111).

The VFE samples the incoming YUV 4:2:2 video data and sync

signals with a flexible sampling scheme, that makes it compati-

ble with a wide variety of digital video sources. The digital input

video can be cropped. The input resolutions supported by the

VFE range from 32x32 to 1023x1023, in increments of one pixel.

• Video DMA channel for burst transfers of video pixels.

• Independent horizontal and vertical downscaling of the input

image, with optional horizontal filtering.

• Optional sync mastering with configurable HSYNC and

VSYNC pulse widths and polarity.

4.1.2 Video Input Processor

• Conversion of the YUV 4:2:2 digital video input into one of

the following pixel formats: YUV 4:2:2, RGB 5,6,5, RGB

5,5,5 or RGB 8,8,8 (packed or unpacked).

The chroma components of the video data are upsampled to

YUV 4:4:4 format. All components are horizontally filtered. Five

filtering schemes are implemented, with different parameters for

chrominance and luminance samples. Horizontal and vertical

downscaling is available if required. The vertical downscaling

can be optimized for live video or full screen Motion JPEG play-

back, in which each field is independent, or for the output of an

MPEG-1 decoder, which duplicates fields to produce its inter-

laced video output.

• Overlay support: any number of video pixels can be masked

off, letting the corresponding graphics pixels appear instead

of them.

• Frame grabbing.

• Two display modes: emulation of the interlaced input video,

or a single field display.

• Bidirectional Code DMA transfer with support for fragmented

code buffers.

4.1.3 Pixel Formatting

The filtered and scaled video is converted to the desired color

space and packed according to the selected pixel format. YUV

4:2:2, 24-bit RGB (packed or unpacked) and 15- and 16-bit RGB

are supported. An error diffusion algorithm can be applied to the

RGB 5,5,5 and 5,6,5, in order to eliminate quantization artifacts

on the output image.

• Control of the ZR36060 Motion JPEG Codec or ZR36050/

ZR36016 Motion JPEG chip set.

The ZR36067-LV supports digital video in CCIR 601 or square

pixel formats, following either the NTSC or PAL video standard.

Other non-standard input schemes are supported as well.

The functional description below follows the block diagram.

1...5 6 789 10 11...50

中文翻译

下载PDF

与ZR36067PQC-LV相关器件

型号	品牌	获取价格	描述	数据表
ZR36100PQC	ETC	获取价格	Audio/Video Decoder for MPEG
ZR36110PQC	ETC	获取价格	Audio/Video Decoder for MPEG
ZR36120PQC	ETC	获取价格
ZR36125PQC	ETC	获取价格
ZR36432	ZORAN	获取价格	Portable Multimedia Player/Recorder
ZR36460	ZORAN	获取价格	Digital Camera Processor
ZR36460BGCG	ZORAN	获取价格	Digital Camera Processor
ZR36462	ZORAN	获取价格	Digital Camera Processor
ZR36462BGCG	ZORAN	获取价格	Digital Camera Processor
ZR36463	ZORAN	获取价格	Digital Camera Processor

与ZR36067PQC-LV相关文章

压敏电阻器在直流电路中的过压保护应用探讨
2024-06-07

1
电感耐压值及其与电感大小的关系
2024-06-07

4
CNY17F光耦合器：特性、应用、封装、引脚功能及替换型号解析
2024-06-07

3
DS1307资料解析：特性、引脚说明、替代推荐
2024-06-07

2

产品中心

服务支持

精选活动

关于我们

帮助中心

ZR36067PQC-LV

ZR36067PQC-LV 技术参数

ZR36067PQC-LV 数据手册

与ZR36067PQC-LV相关器件

与ZR36067PQC-LV相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ZR36067PQC-LV

ZR36067PQC-LV 技术参数

ZR36067PQC-LV 数据手册

与ZR36067PQC-LV相关器件

与ZR36067PQC-LV相关文章

您还可以找

您在本页遇到什么问题？