5秒后页面跳转
YSS912C PDF预览

YSS912C

更新时间: 2024-11-08 22:08:59
品牌 Logo 应用领域
其他 - ETC 解码器
页数 文件大小 规格书
14页 143K
描述
DOLBY DIGITAL (AC-3) / PRO LOGIC / DTS DECODER + SUB DSP

YSS912C 数据手册

 浏览型号YSS912C的Datasheet PDF文件第2页浏览型号YSS912C的Datasheet PDF文件第3页浏览型号YSS912C的Datasheet PDF文件第4页浏览型号YSS912C的Datasheet PDF文件第5页浏览型号YSS912C的Datasheet PDF文件第6页浏览型号YSS912C的Datasheet PDF文件第7页 
YSS912C  
AC3D2  
Dolby Digital (AC-3) / Pro Logic / DTS decoder + Sub DSP  
INTRODUCTION  
The YSS912C is one chip LSI consisting two built-in DSP’s ; Dolby Digital (AC-3) / Pro Logic / DTS decoder  
(Main DSP) and a sound processing DSP (Sub DSP). Sub DSP is capable of realizing various sound fields, such as  
virtual surround, by down-loading the program and coefficient. Sub DSP is compatible with YSS902, the Sub DSP  
programs developed for YSS902 are also applicable to YSS912C.  
FEATURERS  
Pin compatible with YSS902 (AC3D).  
Dolby Digital (AC-3) / Pro Logic and DTS decode.  
24 bit DSP. (Group-A Dolby Digital decoder)  
No external memory is required (Memory for center and surround channel delay is included) when DTS  
decoding as well as AC-3 / Pro Logic.  
Possible to decode multi-language encoded data. (possible to decode based on data-stream-number)  
AC-3 karaoke mode.  
Original compression mode as well as four compression modes recommended by Dolby. (when AC-3 decoding)  
Included de-emphasis filter.  
Pro Logic decoding for Dolby digital 2 channels decoded signal as well as ordinary PCM.  
High performance 25 MIPS programmable DSP suitable for a variety of sound field processing such as original  
surround , filtering, virtual surround etc.  
Up to 1.36 second delay time is capable when used with an external 1Mbit SRAM. (at fs= 48 kHz)  
Reads Dolby Digital (AC-3)/DTS decode information through the microprocessor interface.  
Provide total sixteen I/O ports.  
Possible to connect most of SPDIF receivers, A/D and D/A converters, by setting I/O data interface format.  
Has a built-in PLL oscillation circuit to generates its own operating clock.  
Internal operating clock is 30 MHz.  
Supply Voltage: 3.3v for core logic. 5v for I/Os.  
Power saving mode.  
Si-gate CMOS process.  
100 QFP.(YSS912C-F)  
Note: "AC-3" and "Pro Logic" are registered trademarks of Dolby Laboratories Licensing Corporation.  
"DTS" is a registered trademark of DTS, Inc.  
Use of this LSI must be licensed by both Dolby Laboratories Licensing Corporation and DTS, Inc.  
YSS912C CATALOG  
CATALOG No.:LSI-4SS912C2  
1999. 3  

与YSS912C相关器件

型号 品牌 获取价格 描述 数据表
YSS912F ETC

获取价格

Consumer IC
YSS915 ETC

获取价格

Karaoke Processor 2 for Video disc player
YSS915-M ETC

获取价格

Consumer IC
YSS915-MZ YAMAHA

获取价格

Tone Control Circuit, 2 Channel(s), PDSO28, SOP-28
YSS920B YAMAHA

获取价格

32位DSP引擎的各种声音效果
YSS920B-SZ YAMAHA

获取价格

Consumer Circuit, CMOS, CQFP100, CERAMIC, LEAD-FREE , SQFP-100
YSS932 YAMAHA

获取价格

96kHz DIR + Dolby Digital / Pro Logic II / DTS decoder + Sub DSP
YSS932-S YAMAHA

获取价格

Consumer Circuit, CMOS, PQFP128, SQFP-128
YSS940 YAMAHA

获取价格

ADAMB Advanced Digital Audio Multi channel decode processor
YSS943 YAMAHA

获取价格

ADAMB Advanced Digital Audio Multi channel decode processor