5秒后页面跳转
XPC860DEZP50C1 PDF预览

XPC860DEZP50C1

更新时间: 2024-02-11 01:37:06
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 时钟外围集成电路
页数 文件大小 规格书
64页 785K
描述
32-BIT, 50MHz, RISC PROCESSOR, PBGA357, PLASTIC, BGA-357

XPC860DEZP50C1 技术参数

生命周期:Obsolete零件包装代码:BGA
包装说明:BGA,针数:357
Reach Compliance Code:unknownECCN代码:5A991
HTS代码:8542.31.00.01风险等级:5.52
Is Samacsys:N地址总线宽度:32
位大小:32最大时钟频率:50 MHz
外部数据总线宽度:32JESD-30 代码:S-PBGA-B357
长度:25 mm端子数量:357
封装主体材料:PLASTIC/EPOXY封装代码:BGA
封装形状:SQUARE封装形式:GRID ARRAY
认证状态:Not Qualified座面最大高度:2.05 mm
速度:50 MHz最大供电电压:3.465 V
最小供电电压:3.135 V标称供电电压:3.3 V
表面贴装:YES技术:CMOS
端子形式:BALL端子节距:1.27 mm
端子位置:BOTTOM宽度:25 mm
uPs/uCs/外围集成电路类型:MICROPROCESSOR, RISCBase Number Matches:1

XPC860DEZP50C1 数据手册

 浏览型号XPC860DEZP50C1的Datasheet PDF文件第1页浏览型号XPC860DEZP50C1的Datasheet PDF文件第3页浏览型号XPC860DEZP50C1的Datasheet PDF文件第4页浏览型号XPC860DEZP50C1的Datasheet PDF文件第5页浏览型号XPC860DEZP50C1的Datasheet PDF文件第6页浏览型号XPC860DEZP50C1的Datasheet PDF文件第7页 
1.1 Overview  
The MPC860 PowerPCª Quad Integrated Communications Controller (PowerQUICCª) is a versatile  
one-chip integrated microprocessor and peripheral combination designed for a variety of controller  
applications. It particularly excels in both communications and networking systems. The PowerQUICC unit  
is referred to as the MPC860 in this manual.  
The MPC860 is a PowerPC architecture-based derivative of MotorolaÕs MC68360 Quad Integrated  
ª
Communications Controller (QUICC ), referred to here as the QUICC. The CPU on the MPC860 is a 32-  
bit PowerPC implementation that incorporates memory management units (MMUs) and instruction and  
data caches. The communications processor module (CPM) from the MC68360 QUICC has been enhanced  
2
by the addition of the inter-integrated controller (I C) channel. Digital signal processing (DSP) functionality  
has been added to the CPM. The memory controller has been enhanced, enabling the MPC860 to support  
any type of memory, including high-performance memories and new types of DRAMs. A PCMCIA socket  
controller supports up to two sockets. A real-time clock has also been integrated.  
1.2 Features  
The following list summarizes the key MPC860 features:  
¥
¥
Embedded PowerPC core  
Single-issue, 32-bit version of the core (compatible the PowerPC architecture deÞnition) with 32,  
32-bit general-purpose registers (GPRs)  
Ñ The core performs branch prediction with conditional prefetch, without conditional execution  
Ñ 4-Kbyte data cache and 4-Kbyte instruction cache  
Ñ Instruction and data caches are two-way, set-associative, physical address, least recently used  
(LRU) replacement, lockable on-line granularity  
Ñ MMUs with 32 entry TLB, fully associative instruction and data TLBs  
Ñ MMUs support multiple page sizes of 4, 16, and 512 Kbytes, and 8 Mbytes; 16 virtual address  
spaces and 16 protection groups  
Ñ Advanced on-chip-emulation debug mode  
Up to 32-bit data bus (dynamic bus sizing for 8, 16, and 32 bits)  
32 address lines  
¥
¥
¥
¥
Complete static design (0Ð40 MHz operation)  
Memory controller (eight banks)  
Ñ Contains complete dynamic RAM (DRAM) controller  
Ñ Each bank can be a chip select or RAS to support a DRAM bank  
Ñ Up to 15 wait states programmable per memory bank  
Ñ Glueless interface to DRAM, SIMMS, SRAM, EPROM, ßash EPROM, and other memory  
devices.  
Ñ DRAM controller programmable to support most size and speed memory interfaces  
Ñ Four CAS lines, four WE lines, one OE line  
Ñ Boot chip-select available at reset (options for 8-, 16-, or 32-bit memory)  
Ñ Variable block sizes (32 KbyteÐ256 Mbyte)  
2
MPC860 Hardware SpeciÞcations  
MOTOROLA  

与XPC860DEZP50C1相关器件

型号 品牌 描述 获取价格 数据表
XPC860DEZP50D3 MOTOROLA Family Hardware Specifications

获取价格

XPC860DEZP50D4 MOTOROLA Family Hardware Specifications

获取价格

XPC860DEZP66 MOTOROLA RISC Microprocessor, 32-Bit, 66MHz, CMOS, PBGA357, PLASTIC, BGA-357

获取价格

XPC860DEZP66C1 MOTOROLA 32-BIT, 66MHz, RISC PROCESSOR, PBGA357, PLASTIC, BGA-357

获取价格

XPC860DEZP66D3 MOTOROLA Family Hardware Specifications

获取价格

XPC860DEZP66D4 MOTOROLA Family Hardware Specifications

获取价格