1.1 Overview
The MPC860 PowerPCª Quad Integrated Communications Controller (PowerQUICCª) is a versatile
one-chip integrated microprocessor and peripheral combination designed for a variety of controller
applications. It particularly excels in both communications and networking systems. The PowerQUICC unit
is referred to as the MPC860 in this manual.
The MPC860 is a PowerPC architecture-based derivative of MotorolaÕs MC68360 Quad Integrated
ª
Communications Controller (QUICC ), referred to here as the QUICC. The CPU on the MPC860 is a 32-
bit PowerPC implementation that incorporates memory management units (MMUs) and instruction and
data caches. The communications processor module (CPM) from the MC68360 QUICC has been enhanced
2
by the addition of the inter-integrated controller (I C) channel. Digital signal processing (DSP) functionality
has been added to the CPM. The memory controller has been enhanced, enabling the MPC860 to support
any type of memory, including high-performance memories and new types of DRAMs. A PCMCIA socket
controller supports up to two sockets. A real-time clock has also been integrated.
1.2 Features
The following list summarizes the key MPC860 features:
¥
¥
Embedded PowerPC core
Single-issue, 32-bit version of the core (compatible the PowerPC architecture deÞnition) with 32,
32-bit general-purpose registers (GPRs)
Ñ The core performs branch prediction with conditional prefetch, without conditional execution
Ñ 4-Kbyte data cache and 4-Kbyte instruction cache
Ñ Instruction and data caches are two-way, set-associative, physical address, least recently used
(LRU) replacement, lockable on-line granularity
Ñ MMUs with 32 entry TLB, fully associative instruction and data TLBs
Ñ MMUs support multiple page sizes of 4, 16, and 512 Kbytes, and 8 Mbytes; 16 virtual address
spaces and 16 protection groups
Ñ Advanced on-chip-emulation debug mode
Up to 32-bit data bus (dynamic bus sizing for 8, 16, and 32 bits)
32 address lines
¥
¥
¥
¥
Complete static design (0Ð40 MHz operation)
Memory controller (eight banks)
Ñ Contains complete dynamic RAM (DRAM) controller
Ñ Each bank can be a chip select or RAS to support a DRAM bank
Ñ Up to 15 wait states programmable per memory bank
Ñ Glueless interface to DRAM, SIMMS, SRAM, EPROM, ßash EPROM, and other memory
devices.
Ñ DRAM controller programmable to support most size and speed memory interfaces
Ñ Four CAS lines, four WE lines, one OE line
Ñ Boot chip-select available at reset (options for 8-, 16-, or 32-bit memory)
Ñ Variable block sizes (32 KbyteÐ256 Mbyte)
2
MPC860 Hardware SpeciÞcations
MOTOROLA