Kintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics
•
•
When V
is powered before V
current draw can increase by 460 mA per transceiver during V
and V
– V
> 150 mV and V
< 0.7V, the
MGTAVTT
MGTAVCC
MGTAVTT
MGTAVCC
MGTAVCC
V
ramp up. The duration of the current
MGTAVTT
MGTAVCC
draw can be up to 0.3 x T
(ramp time from GND to 90ꢀ of V
). The reverse is true for power-down.
MGTAVCC
MGTAVCC
When V
is powered before V
and V
– V
> 150 mV and V
< 0.7V, the V
current
MGTAVTT
MGTAVTT
CCINT
MGTAVTT
CCINT
CCINT
draw can increase by 50 mA per transceiver during V
ramp up. The duration of the current draw can be up to
CCINT
0.3 x T
(ramp time from GND to 90ꢀ of V
). The reverse is true for power-down.
VCCINT
CCINT
Table 7 shows the minimum current, in addition to I
, that are required by Kintex-7 devices for proper power-on and
CCQ
configuration. If the current minimums shown in Table 6 and Table 7 are met, the device powers on after all five supplies have
passed through their power-on reset threshold voltages. The FPGA must not be configured until after V is applied.
CCINT
Once initialized and configured, use the Xilinx Power Estimator (XPE) spreadsheet tool (download at www.xilinx.com/power)
to estimate current drain on these supplies.
Table 7: Power-On Current for Kintex-7 Devices
Device
XC7K70T
ICCINTMIN
ICCAUXMIN
ICCOMIN
ICCAUX_IOMIN
ICCBRAMMIN
Units
mA
mA
mA
mA
mA
mA
mA
mA
mA
ICCINTQ + 450
ICCINTQ + 550
ICCAUXQ + 40 ICCOQ + 40 mA per bank ICCOAUXIOQ + 40 mA per bank ICCBRAMQ + 40
ICCAUXQ + 50 ICCOQ + 40 mA per bank ICCOAUXIOQ + 40 mA per bank ICCBRAMQ + 40
ICCAUXQ + 80 ICCOQ + 40 mA per bank ICCOAUXIOQ + 40 mA per bank ICCBRAMQ + 40
XC7K160T
XC7K325T
XC7K355T
XC7K410T
XC7K420T
XC7K480T
XQ7K325T
XQ7K410T
I
CCINTQ + 600
I
CCINTQ + 1450 ICCAUXQ + 109 ICCOQ + 40 mA per bank ICCOAUXIOQ + 40 mA per bank ICCBRAMQ + 81
ICCINTQ + 1500 ICCAUXQ + 125 ICCOQ + 40 mA per bank ICCOAUXIOQ + 40 mA per bank ICCBRAMQ + 90
I
I
CCINTQ + 2200 ICCAUXQ + 180 ICCOQ + 40 mA per bank ICCOAUXIOQ + 40 mA per bank ICCBRAMQ + 108
CCINTQ + 2200 ICCAUXQ + 180 ICCOQ + 40 mA per bank ICCOAUXIOQ + 40 mA per bank ICCBRAMQ + 108
ICCINTQ + 600
ICCAUXQ + 80 ICCOQ + 40 mA per bank ICCOAUXIOQ + 40 mA per bank ICCBRAMQ + 40
I
CCINTQ + 1500 ICCAUXQ + 125 ICCOQ + 40 mA per bank ICCOAUXIOQ + 40 mA per bank ICCBRAMQ + 90
Table 8: Power Supply Ramp Time
Symbol
Description
Conditions
Min
0.2
0.2
0.2
0.2
0.2
–
Max
50
Units
TVCCINT
Ramp time from GND to 90ꢀ of VCCINT
Ramp time from GND to 90ꢀ of VCCO
Ramp time from GND to 90ꢀ of VCCAUX
Ramp time from GND to 90ꢀ of VCCAUX_IO
Ramp time from GND to 90ꢀ of VCCBRAM
ms
ms
ms
ms
ms
TVCCO
50
TVCCAUX
TVCCAUX_IO
TVCCBRAM
50
50
50
TJ = 125°C(1)
TJ = 100°C(1)
TJ = 85°C(1)
300
500
800
50
TVCCO2VCCAUX
Allowed time per power cycle for VCCO – VCCAUX > 2.625V
–
ms
–
TMGTAVCC
TMGTAVTT
Ramp time from GND to 90ꢀ of VMGTAVCC
Ramp time from GND to 90ꢀ of VMGTAVTT
Ramp time from GND to 90ꢀ of VMGTVCCAUX
0.2
0.2
0.2
ms
ms
ms
50
TMGTVCCAUX
50
Notes:
1. Based on 240,000 power cycles with nominal V
of 3.3V or 36,500 power cycles with a worst case V
of 3.465V.
CCO
CCO
DS182 (v2.8) March 4, 2014
Product Specification
www.xilinx.com
Send Feedback
7