5秒后页面跳转
XC6VLX130T-2FF484E PDF预览

XC6VLX130T-2FF484E

更新时间: 2024-11-07 19:53:07
品牌 Logo 应用领域
赛灵思 - XILINX 时钟可编程逻辑
页数 文件大小 规格书
65页 2379K
描述
Field Programmable Gate Array, 1286MHz, 128000-Cell, CMOS, PBGA484, FBGA-484

XC6VLX130T-2FF484E 技术参数

是否Rohs认证:不符合生命周期:Active
零件包装代码:BGA包装说明:BGA, BGA484,22X22,40
针数:484Reach Compliance Code:compliant
风险等级:5.28Is Samacsys:N
最大时钟频率:1286 MHzJESD-30 代码:S-PBGA-B484
JESD-609代码:e0长度:23 mm
输入次数:240逻辑单元数量:128000
输出次数:240端子数量:484
封装主体材料:PLASTIC/EPOXY封装代码:BGA
封装等效代码:BGA484,22X22,40封装形状:SQUARE
封装形式:GRID ARRAY峰值回流温度(摄氏度):NOT SPECIFIED
电源:1,1.2/2.5 V可编程逻辑类型:FIELD PROGRAMMABLE GATE ARRAY
认证状态:Not Qualified座面最大高度:3 mm
子类别:Field Programmable Gate Arrays最大供电电压:1.05 V
最小供电电压:0.95 V标称供电电压:1 V
表面贴装:YES技术:CMOS
端子面层:TIN LEAD端子形式:BALL
端子节距:1 mm端子位置:BOTTOM
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:23 mm
Base Number Matches:1

XC6VLX130T-2FF484E 数据手册

 浏览型号XC6VLX130T-2FF484E的Datasheet PDF文件第2页浏览型号XC6VLX130T-2FF484E的Datasheet PDF文件第3页浏览型号XC6VLX130T-2FF484E的Datasheet PDF文件第4页浏览型号XC6VLX130T-2FF484E的Datasheet PDF文件第5页浏览型号XC6VLX130T-2FF484E的Datasheet PDF文件第6页浏览型号XC6VLX130T-2FF484E的Datasheet PDF文件第7页 
Virtex-6 FPGA Data Sheet:  
DC and Switching Characteristics  
DS152 (v3.5) May 17, 2013  
Product Specification  
Virtex-6 FPGA Electrical Characteristics  
Virtex®-6 FPGAs are available in -3, -2, -1, and -1L speed grades, with -3 having the highest performance. Virtex-6 FPGA  
DC and AC characteristics are specified in commercial, extended, industrial, and military temperature ranges. Unless noted,  
the Virtex-6Q FPGA DC and AC characteristics are equivalent to the commercial specifications. Except for the operating  
temperature range or unless otherwise noted, all the DC and AC electrical parameters are the same for a particular speed  
grade (that is, the timing characteristics of a -1 speed grade industrial device are the same as for a -1 speed grade  
commercial device). However, only selected speed grades and/or devices are available in the extended, industrial, or military  
temperature ranges.  
All supply voltage and junction temperature specifications are representative of worst-case conditions. The parameters  
included are common to popular designs and typical applications.  
Available device and package combinations can be found at:  
DS150: Virtex-6 Family Overview  
DS155: Defense-Grade Virtex-6Q Family Overview  
This Virtex-6 FPGA data sheet, part of an overall set of documentation on the Virtex-6 FPGAs, is available on the Xilinx  
website at: http://www.xilinx.com/support/index.html/content/xilinx/en/supportNav/silicon_devices/fpga/virtex-6.html.  
Virtex-6 FPGA DC Characteristics  
(1)  
Table 1: Absolute Maximum Ratings  
Symbol  
Description  
Internal supply voltage relative to GND  
Units  
V
–0.5 to 1.1  
–0.5 to 1.0  
–0.5 to 3.0  
–0.5 to 3.0  
–0.5 to 3.0  
–0.5 to 3.0  
–0.5 to 3.0  
–0.5 to VCCO + 0.5  
–0.5 to VCCO + 0.5  
–65 to 150  
+220  
VCCINT  
For -1L devices: Internal supply voltage relative to GND  
Auxiliary supply voltage relative to GND  
V
VCCAUX  
VCCO  
VBATT  
VFS  
V
Output drivers supply voltage relative to GND  
Key memory battery backup supply  
V
V
External voltage supply for eFUSE programming(2)  
Input reference voltage  
V
VREF  
V
VIN  
2.5V or below I/O input voltage relative to GND(4) (user and dedicated I/Os)  
Voltage applied to 3-state 2.5V or below output(4) (user and dedicated I/Os)  
Storage temperature (ambient)  
V
(3)  
VTS  
TSTG  
TSOL  
Tj  
V
°C  
°C  
°C  
Maximum soldering temperature(5)  
Maximum junction temperature(5)  
+125  
Notes:  
1. Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only,  
and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied.  
Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.  
2. When not programming eFUSE, connect V to GND.  
FS  
3. 2.5V I/O absolute maximum limit applied to DC and AC signals.  
4. For I/O operation, refer to UG361:Virtex-6 FPGA SelectIO Resources User Guide.  
5. For soldering guidelines and thermal considerations, see UG365:Virtex-6 FPGA Packaging and Pinout Specification.  
© 2009–2013 Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Zynq, Artix, Kintex, Spartan, ISE, Vivado and other designated brands included herein are trademarks of Xilinx in the  
United States and other countries. All other trademarks are the property of their respective owners.  
DS152 (v3.5) May 17, 2013  
www.xilinx.com  
Product Specification  
1

与XC6VLX130T-2FF484E相关器件

型号 品牌 获取价格 描述 数据表
XC6VLX130T-2FF484I XILINX

获取价格

Field Programmable Gate Array, 1286MHz, 128000-Cell, CMOS, PBGA484, FBGA-484
XC6VLX130T-2FF784I XILINX

获取价格

Field Programmable Gate Array, 1286MHz, 128000-Cell, CMOS, PBGA784, FBGA-784
XC6VLX130T-2FFG1156C XILINX

获取价格

Field Programmable Gate Array, 1286MHz, 128000-Cell, CMOS, PBGA1156, 35 X 35 MM, LEAD FREE
XC6VLX130T-2FFG484E XILINX

获取价格

Field Programmable Gate Array, 1286MHz, 128000-Cell, CMOS, PBGA484,
XC6VLX130T-2FFG484I XILINX

获取价格

Field Programmable Gate Array, 1286MHz, 128000-Cell, CMOS, PBGA484, 23 X 23 MM, LEAD FREE,
XC6VLX130T-2FFG784C XILINX

获取价格

Field Programmable Gate Array, 1286MHz, 128000-Cell, CMOS, PBGA784, 29 X 29 MM, LEAD FREE,
XC6VLX130T-2FFG784I XILINX

获取价格

Field Programmable Gate Array, 1286MHz, 128000-Cell, CMOS, PBGA784, 29 X 29 MM, LEAD FREE,
XC6VLX130T-3FF1156C XILINX

获取价格

Field Programmable Gate Array, 1412MHz, 128000-Cell, CMOS, PBGA1156, FBGA-1156
XC6VLX130T-3FF784C XILINX

获取价格

Field Programmable Gate Array, 1412MHz, 128000-Cell, CMOS, PBGA784, FBGA-784
XC6VLX130T-3FFG1156C XILINX

获取价格

Field Programmable Gate Array, 1412MHz, 128000-Cell, CMOS, PBGA1156,