0
Spartan-IIE 1.8V FPGA Family:
Introduction and Ordering
Information
R
0
0
DS077-1 (v1.0) November 15, 2001
Preliminary Product Specification
•
System level features
Introduction
-
SelectRAM+™ hierarchical memory:
The Spartan™-IIE 1.8V Field-Programmable Gate Array
family gives users high performance, abundant logic
resources, and a rich feature set, all at an exceptionally low
price. The five-member family offers densities ranging from
50,000 to 300,000 system gates, as shown in Table 1. Sys-
tem performance is supported beyond 200 MHz.
·
·
·
16 bits/LUT distributed RAM
Configurable 4K-bit true dual-port block RAM
Fast interfaces to external RAM
-
Fully 3.3V PCI compliant to 64 bits at 66 MHz and
CardBus compliant
-
-
-
-
-
-
-
-
-
Low-power segmented routing architecture
Full readback ability for verification/observability
Dedicated carry logic for high-speed arithmetic
Efficient multiplier support
Cascade chain for wide-input functions
Abundant registers/latches with enable, set, reset
Four dedicated DLLs for advanced clock control
Four primary low-skew global clock distribution nets
IEEE 1149.1 compatible boundary scan logic
Spartan-IIE devices deliver more gates, I/Os, and features
per dollar than other FPGAs by combining advanced pro-
cess technology with a streamlined architecture based on
the proven Virtex™-E platform. Features include block RAM
(to 64K bits), distributed RAM (to 98,304 bits), 19 selectable
I/O standards, and four DLLs (Delay-Locked Loops). Fast,
predictable interconnect means that successive design iter-
ations continue to meet timing requirements.
The Spartan-IIE family is a superior alternative to
mask-programmed ASICs. The FPGA avoids the initial cost,
lengthy development cycles, and inherent risk of
conventional ASICs. Also, FPGA programmability permits
design upgrades in the field with no hardware replacement
necessary (impossible with ASICs).
•
Versatile I/O and packaging
-
-
-
Low cost packages available in all densities
Family footprint compatibility in common packages
19 high-performance interface standards, including
LVDS and LVPECL
-
Up to 120 differential I/O pairs that can be input,
output, or bidirectional
Features
-
Zero hold time simplifies system timing
•
Second generation ASIC replacement technology
•
Fully supported by powerful Xilinx ISE development
system
-
-
-
Densities as high as 6,912 logic cells with up to
300,000 system gates
Fully automatic mapping, placement, and routing
Integrated with design entry and verification tools
-
Streamlined features based on Virtex-E
architecture
-
-
Unlimited in-system reprogrammability
Very low cost
Table 1: Spartan-IIE FPGA Family Members
Typical
CLB
Maximum
Maximum
Logic System Gate Range
Array
Total
Available Differential Distributed
Block
Device
Cells
1,728
2,700
3,888
5,292
6,912
(Logic and RAM)
23,000 - 50,000
37,000 - 100,000
52,000 - 150,000
71,000 - 200,000
93,000 - 300,000
(R x C) CLBs
User I/O
182
I/O Pairs
84
RAM Bits
24,576
38,400
55,296
75,264
98,304
RAM Bits
XC2S50E
XC2S100E
XC2S150E
XC2S200E
XC2S300E
16 x 24
20 x 30
24 x 36
384
600
864
32K
40K
48K
56K
64K
202
86
263
114
28 x 42 1,176
32 x 48 1,536
289
120
329
120
© 2001 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
DS077-1 (v1.0) November 15, 2001
www.xilinx.com
1
Preliminary Product Specification
1-800-255-7778
5秒后页面跳转
英伟达新AI芯片Rubin或提前半年亮相
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
三星深化印度制造布局，供应链本地化进程加速
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
