5秒后页面跳转
XAP320125K PDF预览

XAP320125K

更新时间: 2024-12-02 01:03:23
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
20页 481K
描述
XA Family of Low Phase Noise Quartz-based PLL Oscillators

XAP320125K 数据手册

 浏览型号XAP320125K的Datasheet PDF文件第2页浏览型号XAP320125K的Datasheet PDF文件第3页浏览型号XAP320125K的Datasheet PDF文件第4页浏览型号XAP320125K的Datasheet PDF文件第5页浏览型号XAP320125K的Datasheet PDF文件第6页浏览型号XAP320125K的Datasheet PDF文件第7页 
XA Family of Low Phase Noise  
Quartz-based PLL Oscillators  
XA  
Datasheet  
Description  
Features  
Conforms to AEC-Q200  
The IDT XA devices are ultra-precision crystal oscillators with 750  
to 890fs typical phase jitter over 12kHz to 20MHz bandwidth.  
Available in a wide frequency range from 0.750MHz to 1350MHz,  
the XA series crystal oscillators utilize a family of proprietary  
ASICs, with a key focus on noise reduction technologies.  
Frequency range: 0.750MHz to 1350MHz  
Output types: LVDS, LVPECL, LVCMOS  
Frequency stability: ±25, ±50, or ±100 ppm  
Supply voltage: 2.5V or 3.3V  
The 3rd order Delta Sigma Modulator reduces noise to the levels  
that are comparable to traditional Bulk Quartz and SAW  
oscillators. With short lead-time, low cost, low noise, wide  
frequency range, excellent ambient performance, the XA devices  
are an excellent choice over the conventional technologies. The  
XA devices have stabilities as tight as ±25ppm with extremely  
quick delivery for both standard and custom frequencies.  
Phase jitter (12kHz to 20MHz): 750fs to 890fs typical  
Package options:  
3.2 × 2.5 × 1.0 mm  
5.0 × 3.2 × 1.2 mm  
Operating temperature: -40°C to +85°C (Grade 3)  
Frequency stability options: ±25, ±50, or ±100 ppm  
Operating temperature: -40°C to +105°C (Grade 2)  
Frequency stability options: ±50 or ±100 ppm  
Pin Assignments  
NOTE: To minimize power supply line noise, a 0.01μF bypass  
capacitor should be placed between VDD (Pin 6) and GND (Pin 3)  
on 6-pin devices, or VDD (Pin 4) and GND (Pin 2) on 4-pin  
devices.  
4
1
3
6
1
5
4
2
2
3
Table 2. 4-pin Package  
Table 1. 6-pin Package  
Pin # Pin Name  
Description  
Pin # Pin Name  
Description  
[a,b]  
[a,b]  
1
2
3
4
E/D  
GND  
OUT  
Enable/Disable  
1
2
3
4
5
6
E/D  
NC  
Enable/Disable  
No connect  
Connect to ground  
Output  
GND  
OUT  
OUT2  
Connect to ground  
Output  
V
Supply voltage  
DD  
Complementary output  
Supply voltage  
[a] Pulled high internally.  
[b] Low = output disabled.  
V
DD  
See Ordering Information for more details.  
©2018 Integrated Device Technology, Inc.  
1
May 24, 2018  
 
 
 

与XAP320125K相关器件

型号 品牌 获取价格 描述 数据表
XAP325125I IDT

获取价格

XA Family of Low Phase Noise Quartz-based PLL Oscillators
XAP325125K IDT

获取价格

XA Family of Low Phase Noise Quartz-based PLL Oscillators
XAP326125I IDT

获取价格

XA Family of Low Phase Noise Quartz-based PLL Oscillators
XAP326125K IDT

获取价格

XA Family of Low Phase Noise Quartz-based PLL Oscillators
XAP330125I IDT

获取价格

XA Family of Low Phase Noise Quartz-based PLL Oscillators
XAP330125K IDT

获取价格

XA Family of Low Phase Noise Quartz-based PLL Oscillators
XAP335125I IDT

获取价格

XA Family of Low Phase Noise Quartz-based PLL Oscillators
XAP335125K IDT

获取价格

XA Family of Low Phase Noise Quartz-based PLL Oscillators
XAP336125I IDT

获取价格

XA Family of Low Phase Noise Quartz-based PLL Oscillators
XAP336125K IDT

获取价格

XA Family of Low Phase Noise Quartz-based PLL Oscillators