5秒后页面跳转
XA3S200-4TQ144I PDF预览

XA3S200-4TQ144I

更新时间: 2024-11-08 20:42:39
品牌 Logo 应用领域
赛灵思 - XILINX 时钟可编程逻辑
页数 文件大小 规格书
7页 229K
描述
Field Programmable Gate Array, 125MHz, 4320-Cell, PQFP144,

XA3S200-4TQ144I 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Contact ManufacturerReach Compliance Code:not_compliant
风险等级:5.34最大时钟频率:125 MHz
JESD-30 代码:S-PQFP-G144JESD-609代码:e0
湿度敏感等级:3输入次数:173
逻辑单元数量:4320输出次数:173
端子数量:144封装主体材料:PLASTIC/EPOXY
封装代码:QFP封装等效代码:QFP144,.87SQ,20
封装形状:SQUARE封装形式:FLATPACK
峰值回流温度(摄氏度):225电源:1.2,1.2/3.3,2.5 V
可编程逻辑类型:FIELD PROGRAMMABLE GATE ARRAY认证状态:Not Qualified
筛选级别:AEC-Q100子类别:Field Programmable Gate Arrays
表面贴装:YES端子面层:Tin/Lead (Sn85Pb15)
端子形式:GULL WING端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
Base Number Matches:1

XA3S200-4TQ144I 数据手册

 浏览型号XA3S200-4TQ144I的Datasheet PDF文件第2页浏览型号XA3S200-4TQ144I的Datasheet PDF文件第3页浏览型号XA3S200-4TQ144I的Datasheet PDF文件第4页浏览型号XA3S200-4TQ144I的Datasheet PDF文件第5页浏览型号XA3S200-4TQ144I的Datasheet PDF文件第6页浏览型号XA3S200-4TQ144I的Datasheet PDF文件第7页 
0<BL Blue>  
Spartan-3 Automotive  
XA FPGA Family:  
Introduction and Ordering  
Product Specification  
R
0
0
DS314-1 (v1.2.1) November 28, 2006  
Summary  
The Xilinx Automotive (XA) Spartan™-3 family of Field-Programmable Gate Arrays meets the needs of high-volume,  
cost-sensitive automotive electronic applications. The five-member family offers densities ranging from 50,000 to 1.5 million  
system gates, as shown in Table 1.  
Introduction  
Features  
AEC-Q100 device qualification and full PPAP  
documentation support available in both extended  
temperature Q-grade and I-grade  
XA devices are available in both extended-temperature  
Q-grade (-40°C to +125°C Tj) and I-grade (-40°C to +100°C  
Tj) and are qualified to the industry-recognized AEC-Q100  
standard.  
Guaranteed to meet full electrical specification over the  
TJ=-40°C to +125°C temperature range  
The XA Spartan-3 family builds on the success of the earlier  
XA Spartan-IIE family by increasing the amount of logic  
resources, the capacity of internal RAM, the total number of  
I/Os, and the overall level of performance as well as by  
improving clock management functions. These Spartan-3  
enhancements, combined with advanced process  
technology, deliver more functionality and bandwidth per  
dollar than was previously possible, setting new standards  
in the programmable logic industry.  
Revolutionary 90-nanometer process technology  
Low cost, high-performance logic solution for  
high-volume, automotive applications  
Three power rails: for core (1.2V), I/Os (1.2V to  
3.3V), and auxiliary purposes (2.5V)  
SelectIO™ signaling  
Up to 487 I/O pins  
Because of their exceptionally low cost, Spartan-3 FPGAs  
are ideally suited to a wide range of advanced automotive  
electronics modules and systems ranging from the latest  
driver assistance and infotainment systems to instrument  
clusters and gateways.  
622 Mb/s data transfer rate per I/O  
Eighteen single-ended signal standards  
Eight differential signal standards including LVDS  
Termination by Digitally Controlled Impedance  
Signal swing ranging from 1.14V to 3.45V  
Double Data Rate (DDR) support  
The Spartan-3 family is a flexible alternative to ASICs,  
ASSPs, and microcontrollers. FPGAs avoid the high initial  
NREs, the lengthy development cycles, and problems with  
obsolescence. Also, FPGA programmability permits design  
upgrades in the field with no hardware replacement  
necessary.  
Logic resources  
Abundant logic cells with shift register capability  
Wide multiplexers  
Table 1: Summary of Spartan-3 FPGA Attributes  
CLB Array  
(One CLB = Four Slices)  
Maximum  
Maximum Differential  
System  
Gates  
Logic  
Cells  
Distributed BlockRAM  
Dedicated  
Multipliers  
Device  
XA3S50  
Rows Columns Total CLBs RAM (bits1)  
(bits1)  
124K  
173K  
264K  
333K  
576K  
DCMs  
User I/O  
I/O Pairs  
50K  
200K  
400K  
1M  
1,728  
4,320  
16  
24  
32  
48  
64  
12  
20  
28  
40  
52  
192  
480  
12K  
30K  
4
2
4
4
4
4
124  
56  
XA3S200  
XA3S400  
XA3S1000  
XA3S1500  
Notes:  
12  
16  
24  
32  
173  
76  
8,064  
896  
56K  
264  
116  
17,280  
29,952  
1,920  
3,328  
120K  
208K  
391  
175  
1.5M  
487  
221  
1. By convention, one Kb is equivalent to 1,024 bits.  
© 2004, 2006 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm.  
All other trademarks are the property of their respective owners. All specifications are subject to change without notice.  
DS314-1 (v1.2.1) November 28, 2006  
www.xilinx.com  
Product Specification  
1

与XA3S200-4TQ144I相关器件

型号 品牌 获取价格 描述 数据表
XA3S200-4TQ144Q XILINX

获取价格

Field Programmable Gate Array, 125MHz, 4320-Cell, PQFP144,
XA3S200-4TQG144I XILINX

获取价格

Field Programmable Gate Array, 480 CLBs, 200000 Gates, 125MHz, 4320-Cell, PQFP144, LEAD FR
XA3S200-4TQG144Q XILINX

获取价格

Field Programmable Gate Array, 480 CLBs, 200000 Gates, 125MHz, 4320-Cell, PQFP144, LEAD FR
XA3S200-4VQ100I XILINX

获取价格

Field Programmable Gate Array, 480 CLBs, 200000 Gates, 125MHz, 4320-Cell, PQFP100, VQFP-10
XA3S200-4VQ100Q XILINX

获取价格

Field Programmable Gate Array, 480 CLBs, 200000 Gates, 125MHz, 4320-Cell, PQFP100, VQFP-10
XA3S200-4VQG100I XILINX

获取价格

Field Programmable Gate Array, 480 CLBs, 200000 Gates, 125MHz, 4320-Cell, PQFP100, LEAD FR
XA3S200-4VQG100Q XILINX

获取价格

Field Programmable Gate Array, 480 CLBs, 200000 Gates, 125MHz, 4320-Cell, PQFP100, LEAD FR
XA3S200A-4FGG400I XILINX

获取价格

Field Programmable Gate Array, 448 CLBs, 200000 Gates, 667MHz, CMOS, PBGA400, LEAD FREE, M
XA3S200A-4FGG400Q XILINX

获取价格

Field Programmable Gate Array, 448 CLBs, 200000 Gates, 667MHz, CMOS, PBGA400, LEAD FREE, M
XA3S200A-4FGG484I XILINX

获取价格

Field Programmable Gate Array, 448 CLBs, 200000 Gates, 667MHz, CMOS, PBGA484, LEAD FREE, M